|
CXP84412 Datasheet, PDF (10/19 Pages) Sony Corporation – CMOS 8-bit Single Chip Microcomputer | |||
|
◁ |
CXP84412/84416
Absolute Maximum Ratings
(Vss = 0V reference)
Item
Symbol
Ratings
Unit
Remarks
Supply voltage
Input voltage
Output voltage
VDD
AVSS
VIN
VOUT
â0.3 to +7.0 V
â0.3 to +0.3 V
â0.3 to +7.0â1 V
â0.3 to +7.0â1 V
High level output current
IOH
â5
mA Output per pin
High level total output current âIOH
â50
mA Total for all output pins
IOL
Low level output current
IOLC
15
mA Value per pin, excluding high current outputs
20
mA Value per pinâ2 for high current outputs
Low level total output current âIOL
100
mA Total for all output pins
Operating temperature
Topr
â20 to +75 °C
Storage temperature
Tstg
â55 to +150 °C
Allowable power dissipation PD
600
mW
â1 VIN and VOUT must not exceed VDD + 0.3V.
â2 The high current drive transistor is the N-ch transistor of Port C (PC)
Note) Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should
be conducted under the recommended operating conditions. Exceeding these conditions may adversely
affect the reliability of the LSI.
Recommended Operating Conditions
(Vss = 0V reference)
Item
Supply voltage
Symbol Min.
4.5
3.5
VDD
2.7
Max.
5.5
5.5
5.5
Unit
Remarks
High speed mode guaranteed operation rangeâ1
Low speed mode guaranteed operation rangeâ1
V
Guaranteed operation range with TEX clock
VIH
High level input voltage VIHS
VIHEX
VIL
Low level input voltage VILS
VILEX
2.5
5.5
Guaranteed data hold range during STOP
0.7VDD
VDD
V â2
0.8VDD
VDD
V Hysteresis inputâ3
VDD â 0.4 VDD + 0.3 V EXTALâ4
0
0.3VDD V â2
0
0.2VDD V Hysteresis inputâ3
â0.3
0.4
V EXTALâ4
Operating temperature Topr
â20
+75 °C
â1 High speed mode is 1/2 frequency demultiplication clock selection; low-speed mode is 1/16 frequency
demultiplication clock selection.
â2 Value for each pin of normal input ports (PA, PB4, PB7, PC, PD, PE1, PF to PH, PI4 to PI7).
â3 Value of the following pins: RST, CS0, CS1, SCK0, SCK1, SI0, SI1, EC, RMC, NMI, INT0, INT1, INT2,
INT3.
â4 Specifies only during external clock input.
â 10 â
|
▷ |