SP6128A Datasheet, PDF(8/10 Page) Sipex Corporation – Low Voltage, Synchronous Step Down PWM Controller Ideal for 2A to 10A, Small Footprint, DC-DC Power Converters

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

SP6128A Datasheet, PDF (8/10 Pages) Sipex Corporation – Low Voltage, Synchronous Step Down PWM Controller Ideal for 2A to 10A, Small Footprint, DC-DC Power Converters

◁

switch. The ISET current has a temperature coef-

ficient in an effort to first order match the

thermal characteristics of the RDS(ON) of the high

side NMOS switch. It assumed that the SP6128A

will be used in compact designs where there is a

high amount of thermal coupling between the

high side switch and the controller.

Discontinuous Start Up

Todayâs distributed power systems require mul-

tiple supply voltages, such as core and I/O

voltages. In many applications, thereâs require-

ment on the maximum voltage difference al-

lowed between these supplies at any time. This

requirement can be potentially violated during

power start up when individual power supply

ramps up in sequence or in different slew rates.

As a solution, system designers often pre-charge

power supplies through an external circuit prior

to start up. Unfortunately, under this condition

many existing synchronous controllers turn on

the low side MOSFET during soft start for a

long period of time, thereby, discharging the

output capacitors. The discharge period creates

a number of problems. One is the obvious prob-

lem of losing the intended pre-charged output

voltage. Another problem is a build up of exces-

sive and unchecked current in the low side

MOSFET and inductor. Lastly, this uncontrolled

discharge current creates conditions that could

damage either the distributed power supplies or

the rather expensive âloadâ ICs.

To prevent soft start from discharging the pre-

charged output, SP6128A has built-in discon-

tinuous start up. This operation disables the low

side MOSFET driver GL during start up until

either there is GH pulse or the internal SSTART

reaches Vcc-1V. This feature eliminates the

output discharging path during start up. During

the steady state operation, the GL is fully en-

gaged, and the operation is identical to regular

synchronous buck converters.

Output Drivers

The SP6128A, unlike some other bipolar con-

troller ICâs, incorporates gate drivers with rail-

to-rail swing that help prevent spurious turn on

due to capacitive coupling. The driver stage

OPERATION: continued

consists of one high side NMOS, 4â¦ driver, GH,

and one low side, 4 â¦, NMOS driver, GL,

optimized for driving external power MOSFETâs

in a synchronous buck topology. The output

drivers also provide gate drive non-overlap

mechanism that provides a dead time between

GH and GL transitions to avoid potential shoot-

through problems in the external MOSFETs.

The following figure shows typical waveforms

for the output drivers.

As with all synchronous designs, care must be

taken to ensure that the MOSFETs are properly

chosen for non-overlap time, enhancement gate

drive voltage, âonâ resistance RDS(ON), reverse

transfer capacitance Crss, input voltage and

maximum output current.

GATE DRIVER TEST CONDITIONS

90 %

GH(GL)

10 %

FALL TIME

90 %

GL(GH)

RISE TIME

10 %

V(BST)

Voltage

V(VCC)

Voltage

V(VCC=VIN)

SWN

Voltage

~0V

- V(Diode) V

~ 2*V(VIN)

BST

Voltage

~ V(VIN)

NON-OVERLAP

TIME

Rev. 05/25/04

SP6128A Low Voltage, Synchronous Step Down PWM Controller

▷