SP3070-3078E Datasheet, PDF (11/19 Pages) Sipex Corporation – 15kV ESD-Protected, 3.3V, 1/8 Load, Failsafe RS-485/RS422 Transceivers

FIGURE 7. RECEIVER ENABLE & DISABLE TIMES TEST CIRCUIT
1.5V
-1.5V
S3
B
AR
RE
GENERATOR
50Ω
1kΩ
CL = 15pF
S1
VCC
S2
FIGURE 8. RECEIVER ENABLE & DISABLE TIMING DIAGRAM
S1 is open S2 is closed S3 = 1.5V
3V
1.5V
RE
t t ZH, ZH(SHDN)
VOH
OUT
VOH/2
0V
S1 is closed, S2 is open, S3 = -1.5V
3V
RE
1.5V
0V
t t ZL, ZL(SHDN)
OUT
VOL = VCC/2
VCC
VOL
S1 is open S2 is closed S3 = 1.5V
3V
1.5V
RE
tHZ
0.25V
VOH
OUT
0V
S1 is closed, S2 is open, S3 = -1.5V
RE
1.5V
tLZ
3V
0V
VCC
OUT
0.25V
VOL
Date: 03/28/05
SP3070E - SP3078E Family, ±15kV ESD-Protected, Failsafe RS-485/RS422 Transceivers
11
© Copyright 2005 Sipex Corporation