SII3531A Datasheet, PDF (68/81 Pages) Silicon image – PCI Express to Serial ATA Controller

PCI Express to Serial ATA Controller
Data Sheet
Silicon Image, Inc.
Error Name
DEVICEERROR
SDBERROR
DATAFISERROR
SENDFISERROR
INCONSISTENTSTATE
DIRECTIONERROR
UNDERRUNERROR
OVERRUNERROR
PACKETPROTOCOLERROR
PLDSGTERRORBOUNDARY
PLDSGTERRORTARGETABORT
PLDSGTERRORMASTERABORT
PLDSGTERRORPCIPERR
PLDCMDERRORBOUNDARY
PLDCMDERRORTARGETABORT
PLDCMDERRORMASTERABORT
PLDCMDERRORPCIPERR
PSDERRORTARGETABORT
PSDERRORMASTERABORT
PSDERRORPCIPERR
SENDSERVICEERROR
Table 6-8 Command Error Codes
Code
1
2
3
4
5
6
7
8
11
16
17
18
19
24
25
26
27
33
34
35
36
Description
The ERR bit was set in a "register - device to host" FIS received from the
device. The task file registers are written back to PRB slot for host scrutiny.
The ERR bit was set in a "set device bits" FIS received from the device.
The SiI3531A detected an error during command execution that was not
reported by the device upon command completion.
The SiI3531A was unable to send the Initial command FIS for a command.
This can occur if a low-level link error occurs during command transmission.
The SiI3531A detected an inconsistency in protocol. Any departure from
standard Serial ATA protocol that causes indecision in the internal sequencers
will cause this error.
A Data FIS was received when a write data protocol was specified or a DMA
Activate FIS was received when a read data protocol was specified.
While transferring data from the SiI3531A to a device, the end of the Scatter
Gather list was encountered before the entire transfer was completed. The
device is requesting additional data but there is no Scatter Gather Entry to
define the source of data.
While transferring data from a device to the SiI3531A, the end of the Scatter
Gather list was encountered before the entire transfer was completed. Data
was received from the device but there is no Scatter Gather Entry to define
where the data should be deposited.
During the first PIO setup of Packet command, the data direction bit was
invalid, indicating a transfer from device to host.
A requested Scatter Gather Table not aligned on a quadword boundary. All
addresses defining Scatter Gather Tables must be quadword aligned. Bits[2:0]
must be zeroes.
A PCI Target Abort occurred while the SiI3531A was fetching a Scatter Gather
Table from host memory.
A PCI Master Abort occurred while the SiI3531A was fetching a Scatter Gather
Table from host memory.
A PCI Parity Error occurred while the SiI3531A was fetching a Scatter Gather
Table from host memory.
The address of a PRB written to a command activation register was not aligned
on a quadword boundary. All PRB addresses must be quadword aligned.
Bits[2:0] must be zeroes.
A PCI Target Abort occurred while the SiI3531A was fetching a Port Request
Block (PRB) from host memory.
A PCI Master Abort occurred while the SiI3531A was fetching a Port Request
Block (PRB) from host memory.
A PCI Parity Error occurred while the SiI3531A was fetching a Port Request
Block (PRB) from host memory.
A PCI Target Abort occurred while data transfer was underway between the
SiI3531A and host memory.
A PCI Master Abort occurred while data transfer was underway between the
SiI3531A and host memory.
A PCI Parity Error occurred while data transfer was underway between the
SiI3531A and host memory.
A FIS was received while attempting to transmit a Service FIS. Following the
receipt of a Set Device Bits FIS containing a service request, the device sent
another FIS before allowing the host to send a Service FIS.
© 2006 Silicon Image, Inc.
68
SiI-DS-0208-C