SC63C0316 Datasheet, PDF (21/24 Pages) Silan Microelectronics Joint-stock – AUDIO CONTROL SYSTEM WITH BUILTIN

SC63C0316
Table12. Maximum Number of Display Digits Per Duty Cycle
LCD Duty LCD Bias COM Output Pins
Maximum Digit Display 8 Segment Pins)
Static
Static
COM0
4
1/2
1/2
COM0–COM1
8
1/3
1/2
COM0–COM2
12
1/3
1/3
COM0–COM2
12
1/4
1/3
COM0–COM3
16
Table 13. LCD Mode Control Register (LMOD) Organization (8-Bit W)
LMOD.7
LCD voltage dividing register control bit
0
Internal voltage dividing resistor.
1
External voltage dividing resistor; internal voltage dividing resistors are off.
LMOD.6 Always logic zero
LMOD.5
0
0
1
1
LMOD.4
0
1
0
1
fw/2 ⁹ = 64 Hz
fw/2⁸ = 128 Hz
fw/2⁷ = 256 Hz
fw/2⁶ = 512 Hz
LCD Clock (LCDCK) Frequency
LMOD.3
0
1
1
1
1
1
LMOD.2
x
0
0
0
0
1
NOTE:'x' means 'don't care'.
LMOD.1
x
0
0
1
1
0
LMOD.0
x
0
1
0
1
0
Duty and Bias Selection for LCD Display
LCD display off
1/4 duty, 1/3 bias
1/3 duty, 1/3 bias
1/2 duty, 1/2 bias
1/3 duty, 1/2 bias
Static
LCD DRIVE VOLTAGE
The LCD display is turned on only when the voltage difference between the common and segment signals is
greater than VLCD. The LCD display is turned off when the difference between the common and segment signal
voltages is less than VLCD.
NOTE: The LCD panel display may deteriorate if a DC voltage is applied that lies between the common and
segment signal voltage. Therefore, always drive the LCD panel with AC voltage
COMMON (COM) SIGNALS
The common signal output pin selection (COM pin selection) varies according to the selected duty cycle.
HANGZHOU SILAN MICROELECTRONICS CO.,LTD
Http: www.silan.com.cn
REV:1.0 2004.08.03
Page 21 of 24