SC92031 Datasheet, PDF (12/38 Pages) Silan Microelectronics Joint-stock – 10/100 MBPS INTEGRATED PCI ETHERNET MEDIA ACCESS CONTROLLER AND PHYSICAL LAYER

SC92031
9 Receive Configuration Register (Offset 0040h, R/W)
Bit R/W
Symbol
Description
31
R/W Rx_FullDX
Set to 1 indicates work in full duplex mode
30
R/W En_Rx
Receive Enable
29
R/W Rcv Small
Set to 1 indicates receive small packets (less than 64 bytes)
28
R/W Rcv_Huge
Set to 1 indicates receive long packets (more than 1518 bytes)
27
R/W Rcv_Error_Frame Set to 1 indicates receive error packets
26
R/W Rcv_All
Set to 1 indicates receive all packets seen
25
R/W Rcv_Multi
Set to 1 indicates receive multicast packets
24
R/W Rcv_Broad
Set to 1 indicates receive broadcast packets
23-22 R/W Lp_Bck
“00”indicates normal mode, else indicates loop back mode
21-12 R/W Low_Threshold Low Threshold of Rx FIFO
11-2 R/W High_Threshold High Threshold of Rx FIFO
1-0
-
-
Reserved
10 MAC Address Register (Offset 0044h-004Bh, R/W)
Bit R/W
Symbol
63-16 R/W Eth_Addr
Ethernet MAC Address
15-0
-
-
Reserved
Description
11 Multicast Address Group Register (Offset 004Ch-0053h, R/W)
Bit R/W
Symbol
Description
63-0 R/W Multi_Group
Multicast Address Group Configuration Register
12 Receive Status Register 0 (Offset 0054h, R)
Bit R/W
Symbol
31-17
R
FIFO_Over_Cnt FIFO Overflow Counter
15-0
R
Lost_Cnt
Rx Lost Frame Counter
Description
13 Transmit Configuration Register (Offset 005Ch, R/W)
Bit R/W
Symbol
Description
31 R/W Tx_Fulldx
Set to 1 indicates work in full duplex mode
30 R/W En_Tx
Transmit Enable
29 R/W En_PAD
28 R/W En_Huge
Set to 1 indicates PAD when transmit small packets
Set to 1 indicates enable long packets transmission
27 R/W En_FCS
Setting to 1 means that there is CRC appended at the end of a packet.
26 R/W No_Backoff
Set to 1 indicates retransmit at once after a collision
25 R/W En_Premble
Set to 1 indicates always transmit preamble before valid data
24-0
-
-
Reserved
HANGZHOU SILAN MICROELECTRONICS CO.,LTD
Http: www.silan.com.cn
REV:1.0 2004.08.03
Page 12 of 38