ISL1801 Datasheet, PDF(4/30 Page) Intersil Corporation – sPMIC for Micro Converter Bias and Drivers

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

ISL1801 Datasheet, PDF (4/30 Pages) Intersil Corporation – sPMIC for Micro Converter Bias and Drivers

◁

Pin Configuration

NC1 1

NC2 2

VCC1 3

AGND 4

OCSET3 5

NC3 6

PHASE3 7

PGND3 8

DRIVE3 9

PVCC3 10

BDRIVE 11

PGND4 12

PWM3 13

RPWM3 14

BCMD 15

BRESET 16

WDI 17

VDDREF 18

LATCHRPT 19

PGOOD2 20

AMPO 21

AMP- 22

AMP+ 23

SGND 24

ISL1801

(48 LD TSSOP)

TOP VIEW

48 NC6

47 PGND1

46 NC5

45 VIN1

44 NC4

43 PHASE1

42 BOOT1

41 TIMER

40 TON1

39 FB1

38 PRELOAD

37 GND

36 VCC5V

35 VIN2

34 BOOT2

33 PHASE2

32 PGND2

31 TON2

30 FB2

29 CMP2+

28 CMP2-

27 CMP1O

26 CMP1-

25 CMP1+

Pin Descriptions

PIN#

1, 2, 6,

44, 46,

PIN NAME

DESCRIPTION

NC1, NC2, NC pin.

NC3, NC4,

NC5, NC6

VCC1

High voltage start-up LDO1 output and also the pin providing bias to the HV circuitry on the ISL1801. Place a 1ÂµF ceramic

capacitor from this pin to ground as decoupling cap. Connect this pin to the output of the high voltage regulator. When the

output of the switching regulator is stable, the start-up LDO is disabled and the chip bias is supplied by the more efficient

switching regulator.

Note: As VCC1 is the power supply of the high voltage die, DO NOT connect it to any low impedance potential by any means.

This may damage the device.

AGND Analog ground pin for VCC1.

OCSET3 A resistor between this pin and ground set the peak current limit threshold for the power stage MOSFET at Phase3. The 0.01ÂµF

capacitor can be used at this pin to filter any switching noise.

PHASE3

The phase node pin of the power stage controlled by DRIVE3. This pin should be connected to the drain of the power MOSFET

through one resistor and diode which prevent the voltage at Phase3 pin from dropping below -0.6V. Refer to the typical

application schematics starting on page 24, for correct connections.

PGND3 The ground pin for the high-speed driver DRIVE3.

DRIVE3 The output of the high-speed driver.

PVCC3

The bias input pin for both the high-speed driver and the low speed driver. It is normally connected to VOUT1. The PVCC3 also

powers LDO2 which provides the bias supply for all internal control circuits.

BDRIVE The output of the high-speed driver controlled by the BCMD signal.

PGND4 The ground pin for BDRIVE.

PWM3 The PWM input signal for DRIVE3.

Submit Document Feedback

FN8259.1

July 24, 2014

▷