English
Language : 

SI534 Datasheet, PDF (1/10 Pages) Silicon Laboratories – CRYSTAL OSCILLATOR (XO) (10 MHZ TO 1.4 GHZ)
Si534
PRELIMINARY DATA SHEET
CRYSTAL OSCILLATOR (XO)
(10 MHZ TO 1.4 GHZ)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
Four selectable output frequencies
3rd generation DSPLL® with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Applications
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 6.
SONET/SDH
Networking
SD/HD video
Description
Clock and data recovery
FPGA/ASIC clock generation
The Si534 quad frequency XO utilizes Silicon Laboratories’ advanced
DSPLL® circuitry to provide a low jitter clock at high frequencies. The Si534
is available with any-rate output frequency from 10 to 945 MHz and select
frequencies to 1400 MHz. Unlike a traditional XO where a different crystal is
required for each output frequency, the Si534 uses one fixed crystal to
provide a wide range of output frequencies. This IC based approach allows
the crystal resonator to provide exceptional frequency stability and reliability.
In addition, DSPLL clock synthesis provides superior supply noise rejection,
simplifying the task of generating low jitter clocks in noisy environments
typically found in communication systems. The Si534 IC-based XO is factory
configurable for a wide variety of user specifications including frequency,
supply voltage, output format, and temperature stability. Specific
configurations are factory programmed at time of shipment, thereby
eliminating long lead times associated with custom oscillators.
Functional Block Diagram
VDD
CLK– CLK+
Pin Assignments:
See page 5.
(Top View)
FS[1]
7
NC 1
6 VDD
OE 2
5 CLK–
GND 3
4 CLK+
8
FS[0]
(LVDS/LVPECL/CML)
FS[1]
NC 1
7
6 VDD
OE 2
5 NC
FS[1]
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL®
Clock
Synthesis
FS[0]
GND 3
4 CLK
8
FS[0]
(CMOS)
OE
GND
Preliminary Rev. 0.4 5/06
Copyright © 2006 by Silicon Laboratories
Si534
This information applies to a product under development. Its characteristics and specifications are subject to change without notice.