LC8900KQ Datasheet, PDF (7/12 Pages) Sanyo Semicon Device – Digital Audio Interface Receiver

LC8900KQ
DATA
(1) The relationship between the data input pins and the data select pins are shown in the table below.
DIN1
DIN2
DIN3
DIN4
SEL1
L
L
H
H
SEL2
L
H
L
H
DOUT
DIN1 data output
DIN2 data output
DIN3 data output
low level signal output
(fixed level output)
• Each input pin has an internal amplification circuit. Therefore the signal with the amplitude of 400 m V_P-P up to
V_DD+0.3 V can be input to this LSI chip. However, in the case of coaxial cable or optical module input the application
will change as the sample application circuit shown later.
• Connect to the unused input pin to the GND or V_DD.
(2) The relationship between the OUTMODE pin and the two output data formats is shown in the table below.
OUTMODE pin
H 20-bit LSB first data output format
L 16-bit MSB first data output format
• IF an error is detected in an input data, that input data is not output. Instead, the previous data will be output.
• The data output is synchronized with falling edge of the bit clock.
• IF the PLL is in the Lock state, the 384 Fs or 256 Fs clock that is synchronized with the output data will be output.
Note that the duty is of the 256 Fs clock is 'H:L = 2:1'. It is not 'H:L = 1:1'.
Sub Codes
The sub code output consists of the copy inhibit signal, emphasis mode signal, sampling frequency signal, validity flag
signal and user’s bit. The table below details these sub code outputs.
COPY inhibit signal
Emphasis mode signal
Sampling frequency
Validity flag signal
User’s bit
COPY pin level = high:Copy not inhibited.
COPY pin level = low:Copy inhibited.
EMPHA pin level = high:Emphasis mode.
EMPHA pin level = low:Non emphasis mode.
BSA pin level = high:32 kHz sampling frequency
CD pin level = high:44.1 kHz sampling frequency
BSB pin level = high:48 kHz sampling frequency
This signal is output from the V pin in sub frame unit.
This signal is output from the U pin in sub frame unit.
Clock Modes
The control clock is specified by the VCO. The VCO has two modes: self oscillation mode and PLL mode as shown
below.
Self oscillation mode
PLL mode
• XMODE pin level=low
• No data input
• Data input with the XMODE pin level=high
• The VCO continues its oscillation according to the VIN pin potential. BCLK,
LRCK, and FS256 clocks are not effective.
• The VCO continues its oscillation according to the VIN pin potential. FS384,
BCLK, LRCK, and FS256 clocks output.
• The PLL block and the entire circuit are in the normal operation state.
• When the STOP pin is changed to the high level, the PLL functional circuit block stops its operation and the entire
circuit operation is then forced to stop. The entire circuit will start the normal operation again when the STOP pin is
changed to the low level.
• If the LOCK operation is not activated in a certain fixed time period after the PLL enters the lock-up state:
Reinitialize the PLL functional circuit block to active the lock-up mode. This should be done to prevent the PLL lock
error.
No. 4128-7/12