English
Language : 

LC875J96B Datasheet, PDF (20/23 Pages) Sanyo Semicon Device – ROM 96K/80K/72K byte, RAM 4096 byte on-chip 8-bit 1-chip Microcontroller
LC875J96B/875J80B/875J72B
Characteristics of a Sample Main System Clock Oscillation Circuit
Given below are the characteristics of a sample main system clock oscillation circuit that are measured using a
SANYO-designated oscillation characteristics evaluation board and external components with circuit constant values
with which the oscillator vendor confirmed normal and stable oscillation.
Table 1 Characteristics of a Sample Main System Clock Oscillator Circuit with a Ceramic Oscillator
Nominal
Frequency
Vendor
Name
Oscillator Name
Operating
Oscillation
Circuit Constant
Voltage
Stabilization Time
Remarks
C1
C2
Rf
Rd1
Range
typ
max
[pF]
[pF]
[Ω]
[Ω]
[V]
[ms]
[ms]
Internal
12MHz
MURATA
CSTCE12M0G52-R0
(10)
(10)
Open
470
3.0 to 5.5
0.1
0.5
C1, C2
CSTCE8M00G52-R0
(10)
(10)
Open
2.2k
2.7 to 5.5
0.1
0.5
Internal
8MHz
MURATA
CSTLS8M00G53-R0
(15)
(15)
Open
680
2.5 to 5.5
0.1
0.5
C1, C2
CSTCR4M00G53-R0
(15)
(15)
Open
3.3k
2.2 to 5.5
0.2
0.6
Internal
4MHz
MURATA
CSTLS4M00G53-B0
(15)
(15)
Open
3.3k
2.2 to 5.5
0.2
0.6
C1, C2
The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after VDD
goes above the operating voltage lower limit (see Figure 4).
Characteristics of a Sample Subsystem Clock Oscillator Circuit
Given below are the characteristics of a sample subsystem clock oscillation circuit that are measured using a SANYO-
designated oscillation characteristics evaluation board and external components with circuit constant values with which
the oscillator vendor confirmed normal and stable oscillation.
Table 2 Characteristics of a Sample Subsystem Clock Oscillator Circuit with a Crystal Oscillator
Nominal
Frequency
Vendor
Name
Oscillator Name
Circuit Constant
Operating
Voltage
C3
C4
Rf
Rd2
Range
Oscillation
Stabilization Time
typ
max
Remarks
[pF]
[pF]
[Ω]
[Ω]
[V]
[s]
[s]
32.768kHz
SEIKO
EPSON
MC-306
18
18
Open 560k 2.2 to 5.5
1.4
Applicable
3.0
CL value =
12.5pF
The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after the
instruction for starting the subclock oscillation circuit is executed and to the time interval that is required for the
oscillation to get stabilized after the HOLD mode is reset (see Figure 4).
Note : The components that are involved in oscillation should be placed as close to the IC and to one another as possible
because they are vulnerable to the influences of the circuit pattern.
CF1
CF2
Rf
Rd1
C1
C2
CF
Figure 1 CF Oscillator Circuit
XT1
XT2
Rf
Rd2
C3
C4
X’tal
Figure 2 XT Oscillator Circuit
0.5VDD
Figure 3 AC Timing Measurement Point
No.0382-20/23