English
Language : 

LC87F2W48A Datasheet, PDF (16/26 Pages) Sanyo Semicon Device – 50K-byte FROM and 1536-byte RAM integrated 8-bit 1-chip Microcontroller
LC87F2W48A
Serial I/O Characteristics at Ta = -40°C to +85°C, VSS1 = VSS2 = VSS3 = 0V
1. SIO0 Serial I/O Characteristics (Note 4-1-1)
Parameter
Frequency
Symbol
tSCK(1)
Pin/Remarks
Conditions
SCK0(P12)
See Fig. 6.
Specification
VDD[V]
min
typ
max
unit
2
Low level
pulse width
High level
pulse width
Frequency
Low level
pulse width
High level
pulse width
Data setup time
Data hold time
tSCKL(1)
tSCKH(1)
tSCKHA(1)
tSCK(2)
SCK0(P12)
tSCKL(2)
tSCKH(2)
tSCKHA(2)
tsDI(1)
thDI(1)
SB0(P11),
SI0(P11)
1
2.7 to 5.5
1
Continuous data transmission/
reception mode
4
See Fig. 6.
(Note 4-1-2)
CMOS output selected
4/3
See Fig. 6
tCYC
1/2
tSCK
2.7 to 5.5
1/2
Continuous data transmission/
reception mode
CMOS output selected.
See Fig. 6.
Must be specified with
respect to rising edge of
SIOCLK.
See Fig. 6.
tSCKH(2)
+2tCYC
0.05
2.7 to 5.5
0.05
tSCKH(2)
+(10/3)
tCYC
tCYC
Output delay
time
tdD0(1)
tdD0(2)
tdD0(3)
SO0(P10),
SB0(P11)
Continuous data
transmission/reception mode
(Note 4-1-3)
Synchronous 8-bit mode
(Note 4-1-3)
(Note 4-1-3)
2.7 to 5.5
(1/3)tCYC
+0.08 μs
1tCYC
+0.08
(1/3)tCYC
+0.08
Note 4-1-1: These specifications are theoretical values. Add margin depending on its use.
Note 4-1-2: When using the serial clock input in the continuous data transmission/reception mode, make sure, at the
beginning of continuous data transmission/reception, that the interval from the time SI0RUN is set while
the serial clock is high till the first falling edge of the serial clock is longer than tSCKHA.
Note 4-1-3: Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of
output state change in open drain output mode. See Fig. 6.
No.A1869-16/26