 English |
|
|
|
|
|
|
|
| LC72711W Datasheet, PDF (16/29 Pages) Sanyo Semicon Device – Mobile FM Multiplex Broadcast DARC Receiver IC | |||
| |||
| ◁ |
LC72711W, 72711LW
CPU Interface Timing <Parallel Mode>
⢠Register Read Timing
tWRDL1, tWRDL2
tCYRD
A0 to A3
CS
RD
RDY
DATn
tSARD
⢠Register Write Timing
A0 to A3
tHARD
tDRDY
tWRDY
tRDH
Valid
output
* tHARD stipulates the earliest timing for A0 to A3 and CS.
tWWRL
tCYWR
CS
WR
DATn
tSAWR
tHAWR
tWDH
No. 6167-16/29
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese