English
Language : 

LC87F2C64A Datasheet, PDF (15/28 Pages) Sanyo Semicon Device – 8-bit 1-chip Microcontroller
LC87F2C64A
Allowable Operating Conditions at Ta=-30 to +70°C, VSS1=VSS2=VSS3=0V
Parameter
Operating supply
voltage (Note 2-1)
Symbol
VDD(1)
VDD(2)
Pin/Remarks
VDD1=VDD2
=VDD3
Conditions
• 0.245μs≤tCYC≤200μs
• 0.735μs≤tCYC≤200μs
VDD[V]
min
3.0
2.4
Specification
typ
max
unit
5.5
5.5
Memory sustaining
supply voltage
VHD
VDD1
• RAM and register contents
sustained in HOLD mode.
2.2
5.5
High level input
voltage
VIH(1)
Ports 0, 1, 2, 3, 8,
A, B, C, E,
P71, P72, P73
P70 port input
/interrupt side
• Output disabled
2.4 to 5.5
0.3VDD
+0.7
VDD
VIH(2)
VIH(3)
Port 70 watchdog
timer side
XT1, XT2, CF1,
CF2, RES
• Output disabled
2.4 to 5.5 0.9VDD
2.4 to 5.5 0.75VDD
VDD
V
VDD
Low level input
voltage
VIL(1)
Ports 0, 1, 2, 3, 8,
A, B, C, E,
P71, P72, P73
P70 port input
• Output disabled
2.4 to 5.5
VSS
0.1VDD
+0.4
/interrupt side
VIL(2)
Port 70 watchdog
timer side
• Output disabled
2.4 to 5.5
VSS
0.8VDD
-1.0
VIL(3)
XT1, XT2, CF1,
CF2, RES
2.4 to 5.5
VSS
0.25VDD
Instruction cycle
time (Note 2-1)
tCYC
(Note 2-2)
3.0 to 5.5
2.4 to 5.5
0.245
0.735
200
μs
200
External system
FEXCF
CF1
clock frequency
• CF2 pin open
• System clock frequency
3.0 to 5.5
0.1
division ratio = 1/1
• External system clock duty
2.4 to 5.5
0.1
= 50±5%
• CF2 pin open
• System clock frequency
3.0 to 5.5
0.2
division ratio = 1/2
• External system clock duty
2.4 to 5.5
0.2
= 50±5%
12
4
MHz
24
8
Oscillation
frequency range
(Note 2-3)
FmCF(1)
CF1, CF2
FmCF(2)
CF1, CF2
FmVMRC(1)
• 12MHz ceramic oscillation
• See Fig. 1.
• 4MHz ceramic oscillation
• See Fig. 1.
• Frequency variable RC
source oscillation
• VMRAJ2 to 0 = 4
• VMFAJ2 to 0 = 0
• VMSL4M = 0
3.0 to 5.5
2.4 to 5.5
3.0 to 5.5
12
4
10
MHz
FmVMRC(2)
• Frequency variable RC
source oscillation
• VMRAJ2 to 0 = 4
2.4 to 5.5
4
• VMFAJ2 to 0 = 0
• VMSL4M=1
FmRC
• Internal fast RC oscillation
2.4 to 5.5
500
FsRC
• Internal slow RC oscillation 2.4 to 5.5
50
kHz
FsX’tal
XT1, XT2
• 32.768kHz crystal oscillation
• See Fig. 2.
2.4 to 5.5
32.768
Note 2-1: VDD must be held greater than or equal to 3.0V in the flash ROM onboard programming mode.
Note 2-2: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at a
division ratio of 1/2.
Note 2-3: See Table 1, 2 for the oscillation constants
Continued on next page.
No.A1935-15/28