English
Language : 

LC87F2H08A Datasheet, PDF (12/27 Pages) Sanyo Semicon Device – CMOS IC 8K-byte FROM and 256-byte RAM integrated 8-bit 1-chip Microcontroller
LC87F2H08A
Allowable Operating Conditions at Ta = -40°C to +85°C, VSS1 = VSS2 = 0V
Parameter
Symbol
Operating
supply voltage
(Note 2-1)
VDD(1)
VDD(2)
VDD(3)
Pin/Remarks
VDD1
Conditions
0.245μs ≤ tCYC ≤ 200μs
0.294μs ≤ tCYC ≤ 200μs
0.735μs ≤ tCYC ≤ 200μs
VDD[V]
Specification
min
typ
max
unit
2.7
5.5
2.2
5.5
1.8
5.5
Memory
VHD
VDD1
RAM and register contents sustained
sustaining
in HOLD mode.
1.6
supply voltage
High level
input voltage
VIH(1)
Ports 1, 2, 3,
P71 to P73
P70 port input/
1.8 to 5.5 0.3VDD+0.7
VDD
interrupt side
VIH(2)
VIH(3)
Ports 0
Port 70 watchdog
timer side
1.8 to 5.5 0.3VDD+0.7
1.8 to 5.5 0.9VDD
VDD
V
VDD
Low level
input voltage
VIH(4)
VIL(1)
CF1, RES
Ports 1, 2, 3,
P71 to P73
1.8 to 5.5
4.0 to 5.5
0.75VDD
VSS
VDD
0.1VDD+0.4
P70 port input/
interrupt side
1.8 to 4.0
VSS
0.2VDD
VIL(2)
Ports 0
4.0 to 5.5
VSS
0.15VDD+0.4
VIL(3)
Port 70 watchdog
timer side
1.8 to 4.0
1.8 to 5.5
VSS
VSS
0.2VDD
0.8VDD-1.0
Instruction
cycle time
(Note 2-1)
VIL(4)
tCYC
(Note 2-2)
CF1, RES
1.8 to 5.5
2.7 to 5.5
2.2 to 5.5
1.8 to 5.5
VSS
0.245
0.294
0.735
0.25VDD
200
200 μs
200
External
FEXCF
CF1
system clock
frequency
• CF2 pin open
2.7 to 5.5
0.1
• System clock frequency division
ratio=1/1
1.8 to 5.5
0.1
• External system clock duty=50±5%
• CF2 pin open
3.0 to 5.5
0.2
• System clock frequency division
ratio=1/2
2.0 to 5.5
0.2
• External system clock duty=50±5%
12
4
MHz
24.4
8
Oscillation
FmCF(1)
CF1, CF2
12MHz ceramic oscillation
2.7 to 5.5
12
frequency
See Fig. 1.
range
FmCF(2)
CF1, CF2
10MHz ceramic oscillation
2.2 to 5.5
10
(Note 2-3)
See Fig. 1.
FmCF(3)
CF1, CF2
4MHz ceramic oscillation.
CF oscillation normal amplifier size selected. 1.8 to 5.5
4
See Fig. 1. (CFLAMP=0)
4MHz ceramic oscillation.
CF oscillation low amplifier size
selected. (CFLAMP=1)
2.2 to 5.5
MHz
4
See Fig. 1.
FmMRC
Frequency variable RC oscillation. 1/2
frequency division ration. (RCCTD=0) 2.7 to 5.5
7.44
8.0
8.56
(Note 2-4)
FmRC
Internal medium-speed RC oscillation 1.8 to 5.5
0.5
1.0
2.0
FmSRC
Internal low-speed RC oscillation
1.8 to 5.5
50 100
200
FsX’tal
XT1, XT2
32.768kHz crystal oscillation
kHz
1.8 to 5.5
32.768
See Fig. 2.
Note 2-1: VDD must be held greater than or equal to 2.2V in the flash ROM onboard programming mode.
Note 2-2: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at
a division ratio of 1/2.
Note 2-3: See Tables 1 and 2 for the oscillation constants.
Note 2-4: When switching the system clock, allow an oscillation stabilization time of 100μs or longer after the
multifrequency RC oscillator circuit transmits from the "oscillation stopped" to "oscillation enabled" state.
No.A0970-12/27