|
BU97550KV-M Datasheet, PDF (5/72 Pages) Rohm – AEC-Q100 Qualified | |||
|
◁ |
BU97550KV-M
Datasheet
MPU Interface Characteristics (Ta=-40 to +85°C, VDD = 2.7V to 6.0V, VSS=0V)
Parameter
Symbol
Pin
Conditions
Min
Limit
Typ
Max
Unit
Data Setup Time
tds SCL, SDI
120
-
-
ns
Data Hold Time
tdh SCL, SDI
120
-
-
ns
SCE Wait Time
tcp SCE, SCL
120
-
-
ns
SCE Setup Time
tcs SCE, SCL
120
-
-
ns
SCE Hold Time
tch SCE, SCL
120
-
-
ns
Clock Cycle Time
tccyc SCL
320
-
-
ns
High-level Clock Pulse
Width
tchw SCL
120
-
-
ns
Low-level Clock Pulse
Width (Write)
tclww SCL
120
-
-
ns
Low-level Clock Pulse
Width (Read)
tclwr SCL
RPU=4.7Kâ¦
CL=10pf(Note5)
1.6
-
-
us
Rise Time
tr SCE, SCL, SDI
-
160
-
ns
Fall Time
tf
SCE, SCL, SDI
-
160
-
ns
SDO Output Delay
Time
tdc SDO
RPU=4.7Kâ¦
CL=10pf(Note5)
-
-
1.5
µs
SDO Rise Time
Tdr SDO
RPU=4.7Kâ¦
CL=10pf(Note5)
-
-
1.5
µs
(Note5) Since SDO is an open-drain output, âtdcâ and âtdrâ depend on the resistance of the pull-up resistor RPU and the load capacitance SCL.
RPU: 1kâ¦â¤RPUâ¤10k⦠is recommended.
CL: A parasitic capacitance to VSS in an application circuit. Any component is not necessary to be attached.
Power supply for I/O level
SDO
RPU
Host
CL
1. When SCL is stopped at the low level
SCE
SCL
SDI
VIH1
VIL1
tr
tccyc
tchw
tclww
tf
VIH1
VIL1
VIH1
tcs
tclwr
VIL1
tch
SDO
tds
tdh
VOL5
tdc
tdr
2. When SCL is stopped at the high level
SCE
SCL
SDI
VIH1
VIL1
tf
tccyc
tclww
tchw
tr
VIH1
VIL1
tds
tdh
VIH1
tcp
tclwr
VIL1
tch
SDO
VOL5
tdc
tdr
Figure 5.Serial Interface Timing
www.rohm.com
© 2015 ROHM Co., Ltd. All rights reserved.
TSZ22111ã»15ã»001
5/69
TSZ02201-0P4P0D300980-1-2
30.Mar.2015 Rev.001
|
▷ |