English
Language : 

BU99901GUZ-W_12 Datasheet, PDF (3/26 Pages) Rohm – Serial EEPROM Series Standard EEPROM WLCSP EEPROM
BU99901GUZ-W (32Kbit)
●Sync Data Input / Output Timing
SCL
(Input)
SDA
tHD :STA
SDA
(Output)
tBUF
tR
tF tHIGH
tSU :DAT tLOW
tPD
tHD :DAT
tDH
○Input read at the rise edge of SCL
○Data output in sync with the fall of SCL
Figure 1-(a). Sync data input / output timing
SCL
tSU:STA
SDA
tHD:STA
tSU:STO
START BIT
STOP BIT
Figure 1-(b). Start - stop bit timing
SCL
SDA
D0
WRITE DATA(n)
ACK
STOP
CONDITION
tWR
START
CONDITION
Figure 1-(c). Write cycle timing
Datasheet
SCL
DATA(1)
SDA D1 D0 ACK
WP
tSU:WP
DATA(n)
ACK
t WR
Stop condition
tHD:WP
Figure 1-(d). WP timing at write execution
SCL
SDA
DATA(1)
D1 D0 ACK
DATA(n)
tHIGH:WP
WP
ACK
tWtWRR
○At write execution, in the area from the D0 taken clock rise of the first
DATA(1), to tWR, set WP=“LOW”.
○By setting WP “HIGH” in the area, write can be cancelled.
When it is set WP=“HIGH” during tWR, write is forcibly ended, and data of
address under access is not guaranteed, therefore write it once again.
Figure 1-(e). WP timing at write cancels
www.rohm.com
© 2012 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
3/23
TSZ02201-0R2R0G100280-1-2
4.SEP.2012 Rev.001