|
BU9844GUL-W_13 Datasheet, PDF (3/30 Pages) Rohm – WLCSP EEPROM | |||
|
◁ |
BU9844GUL-W (16Kbit)
Datasheet
Action timing characteristics (Unless otherwise specified, Ta=-40°C to +85°C, VCC =1.7V to 5.5V)
FAST-MODE
STANDARD-MODE
Parameter
Symbol
2.5Vâ¤VCCâ¤5.5V
1.7Vâ¤VCCâ¤5.5V
Unit
Min. Typ. Max. Min. Typ. Max.
SCL Frequency
fSCL
-
-
400
-
-
100 kHz
Data Clock âHIGHâ Time
tHIGH
0.6
-
-
4.0
-
-
μs
Data Clock âLOWâ Time
SDA, SCL Rise Time (Note1)
SDA< SCL Fall Time (Note1)
tLOW
1.2
-
-
4.7
-
-
μs
tR
-
-
0.3
-
-
1.0
μs
tF
-
-
0.3
-
-
0.3
μs
Start Condition Hold Time
tHD:STA
0.6
-
-
4.0
-
-
μs
Start Condition Setup Time
tSU:STA
0.6
-
-
4.7
-
-
μs
Input Data Hold Time
tHD:DAT
0
-
-
0
-
-
ns
Input Data Setup Time
tSU:DAT
100
-
-
250
-
-
ns
Output Data Delay Time
tPD
0.1
-
0.9 0.2
-
3.5
μs
Output Data Hold Time
tDH
0.1
-
-
0.2
-
-
μs
Stop Condition Setup Time
tSU:STO
0.6
-
-
4.7
-
-
μs
Bus Release Time Before Transfer Start
tBUF
1.2
-
-
4.7
-
-
μs
Internal Write Cycle Time
tWR
-
-
5
-
-
5
ms
Noise Removal Valid Period (SDA, SCL terminal)
tI
-
-
0.1
-
-
0.1
μs
WP Hold Time
tHD:WP
0
-
-
0
-
-
ns
WP Setup Time
tSU:WP
0.1
-
-
0.1
-
-
μs
WP Valid Time
(Note1) Not 100% tested.
tHIGH:WP
1.0
-
-
1.0
-
-
μs
Sync Data Input / Output Timing
tR
tF
tHIGH
SCL
tHD:STA
tSU:DAT
tLOW
SDA
(Input)
tBUF
tPD
SDA
(Output)
âInput read at the rise edge of SCL
âData output in sync with the fall of SCL
tHD:DAT
tDH
Figure 1-(a) Sync data input / output timing
SCL
DATA(1)
SDA D1 D0 ACK
WP
DATA(n)
ACK
ï½WR
stop condition
tSUï¼WP
ï½HDï¼WP
Figure 1-(d) WP timing at write execution
SCL
tSU:STA
tHD:STA
SDA
tSU :STO
START BIT
STOP BIT
Figure 1-(b) Start â stop bit timing
SCL
SDA
D0
Write data
(n-th address)
ACK
Stop condition
tWR
Start condition
Figure 1-(c) Write cycle timing
SCL
DATA(1)
DATA(n)
SDA D1 D0 ACK
tHIGH:WP
WP
ACK
tWR
Figure 1-(e) WP timing at write cancel
âAt write execution, in the area from the DO taken clock rise of the first DATA (1),
to tWR, set WP=âLOWâ
âBy setting WP âHIGHâ in the area, write can be cancelled.
When it is set WP=âHIGHâ during tWR, write is forcibly ended, and data of
address under access is not guaranteed, therefore write it once again.
www.rohm.com
© 2012 ROHM Co., Ltd. All rights reserved.
TSZ22111ã»15ã»001
3/26
TSZ02201-0R2R0G100470-1-2
17.Sep.2013 Rev.002
|
▷ |