BD9111NV_14 Datasheet, PDF (15/25 Pages) Rohm – Synchronous Buck Converter with Integrated FET

BD9111NV
7. BD9111NV Cautions on PC Board Layout
1 _VOUT
2
VCC
RITH
③
CITH
3
ITH
4
GND
VCC
EN ⁸
7
PVCC
6
SW
5
PGND
VEN
L
CIN
Co
②
Figure 34. Layout Diagram
Datasheet
①
VOUT
GND
① For the sections drawn with heavy line, use thick conductor pattern as short as possible.
② Layout the input ceramic capacitor CIN close to pins PVCC and PGND, and the output capacitor Co close to pin
PGND.
③ Layout CITH and RITH between the pins ITH and GND as near as possible with least necessary wiring.
Note: SON008V5060 (BD9111NV) has thermal FIN on the reverse of the package.
The package thermal performance may be enhanced by bonding the FIN to GND plane which take a large area of
PCB.
8. Recommended Components Lists for the Above Application
Symbol
Part
Value
Manufacturer
Series
L Coil
2.2uH
TDK
LTF5022-2R2N3R2
CIN Ceramic Capacitor
22uF
Kyocera
CM32X5R226M10A
CO Ceramic Capacitor
22uF
Kyocera
CM316B226M06A
CITH Ceramic Capacitor
680pF
Murata
GRM18 Series
RITH Resistance
12kΩ
Rohm
MCR03 Series
Note: The parts list presented above is an example of recommended parts. Although the parts are standard, actual circuit characteristics should be checked
carefully on your application before using. Be sure to allow sufficient margins to accommodate variations between external devices and this IC when
employing the depicted circuit with other circuit constants modified. Both static and transient characteristics should be considered in establishing these
margins. When switching noise is substantial and may impact the system, a low pass filter should be inserted between the VCC and PVCC pins, and a
Schottky Barrier diode established between the SW and PGND pins.
www.rohm.com
© 2012 ROHM Co., Ltd. All rights reserved.
TSZ22111ï½¥15ï½¥001
15/21
TSZ02201-0J3J0AJ00100-1-2
02.Oct.2014 Rev.002