|
BU2050F_09 Datasheet, PDF (12/25 Pages) Rohm – Serial / Parallel 4-input Drivers | |||
|
◁ |
BU2050F,BU2092F,BU2092FV,BU2099FV,BD7851FP,BU2152FS
ãBU2099FVã
âPin descriptions
Pin No. Pin Name
1
VSS
2
N.C.
3
DATA
4
CLOCK
5
LCK
6ï½17
Q0ï½Q11
(Qx)
18
SO
19
OE
20
VDD
âTiming chart
CLOCK
I/O
Function
-
GND
-
Non connected
I
Serial Data Input
I
Shift clock of Shift register (Rising Edge Trigger)
I
Latch clock of Storage register (Rising Edge Trigger)
Parallel Data Output (Nch Open Drain FET)
O
Latch Data
L
H
Output FET
ON
OFF
O
Serial Data Output
I
Output Enable Control Input ï¼OE pin is pulled down to Vss.
-
Power Supply
DATA
DATA12
DATA11
DATA10
DATA2
DATA1
Technical Note
LCK
OE
Qx
âHâ
Previous DATA
DATA
SO
Previous Previous
DATA 11 DATA 11
DATA12 DATA11
Fig. 7
1. After the power is turned on and the voltage is stabilized, LCK should be activates, after clocking 12 data bits into
the DATA terminal.
2. Qx parallel output data of the shift register is set after the 12th clock by the LCK.
3. Since the LCK is a label latch, data is retained in the âLâ section and renewed in the âHâ section of the LCK.
4. Data retained in the internal latch circuit is output when the OE is in the âLâ section.
5. The final stage data of the shift register is output to the SO by synchronizing with the rise time of the CLOCK.
ï¼»Truth Tableï¼½
Input
CLOCK DATA
LCK
Ã
Ã
Ã
Ã
Ã
Ã
L
Ã
OE
Function
H
All the output data output âHâ with pull-up.
L
The Q0ï½Q11 output can be enable and output the data of storage register.
Ã
Store âLâ in the first stage data of shift register, the previous stage data in the
others. (The conditions of storage register and output have no change.)
H
Ã
Ã
Store âHâ in the first stage data of shift register, the previous stage data in the
others. (The conditions of storage register and output have no change.)
The data of shift register has no change.
Ã
Ã
Ã
SO outputs the final stage data of shift register with synchronized falling
edge of CLOCK, not controlled by OE.
Ã
Ã
Ã
The data of shift register is transferred to the storage register.
Ã
Ã
Ã
The data of storage register has no change.
ï¼The Q0ï½Q11 output have a Nch open drain Tr. The Tr is ON when data from shift register is âLâ, and Tr is OFF when data is âHâ.
www.rohm.com
© 2009 ROHM Co., Ltd. All rights reserved.
12/24
2009.06 - Rev.A
|
▷ |