|
BU2365FV_08 Datasheet, PDF (11/17 Pages) Rohm – Clock Generator with Built-in VCXO for Audio/Video Equipments | |||
|
◁ |
âBlock diagram, Pin assignment
3Pinï¼FSEL
PLL1
7Pinï¼XTAL_IN
27.0000MHz
Crystal
8Pinï¼XTAL_OUT
10Pinï¼VCTRL
VCXO
H:PLL ON
L:PLL OFF
PLL0
PLL2
23Pinï¼OE
1/4
1/4
1/4
1/8
1/6
H:output enable
L:L out
16Pinï¼BUF_IN
(27MHz)
Fig.77 Block diagram
22Pinï¼CLK768FS output
(FSEL=Lï¼33.8688MHz)
(FSEL=OPENï¼36.864MHz)
24Pinï¼CLK54M output
(54.0000MHz)
19Pinï¼CLK384FS output
(18.432MHz)
18Pinï¼CLK512FS output
(24.576MHz)
12Pinï¼VCXO_OUT output
(27.0000MHz)
14Pinï¼BUF_OUT1 output
(CL=50pFã27MHz)
13Pinï¼BUF_OUT2 output
(CL=50pFã27MHz)
1: VDD54M
2: VSS54M
3: FSEL
4: TEST
5: AVDD
6: AVSS
7: XTAL_IN
8: XTAL_OUT
9: VDD_V
10: VCTRL
11: VSS_V
12: VCXO_OUT
24: CLK54M
23: OE
22: CLK768FS
21: VDD
20: VSS
19: CLK384FS
18: CLK512FS
17: VDD_B
16: BUF_IN
15: VSS_B
14: BUF_OUT1
13: BUF_OUT2
Fig.78 Pin assignment
âPin function
Pin No. Pin Name
1
VDD54M
2
VSS54M
3
FSEL
4
TEST
5
AVDD
6
AVSS
7
XTAL_IN
8
XTAL_OUT
9
VDD_V
10
VCTRL
11
VSS_V
12 VCXO_OUT
13 BUF_OUT2
14 BUF_OUT1
15
VSS_B
16
BUF_IN
17
VDD_B
18
CLK512FS
19
CLK384FS
20
VSS
21
VDD
22
CLK768FS
23
OE
24
CLK54M
Function
Power supply for CLK54M output
GND for CLK54M output
FS select (CLK768FS selection)
(FSEL=L: 44.1 kHz, FSEL=OPEN: 48 kHz, equipped with pull-up resistor)
TEST pin, normally âOPENâ, equipped with pull-down resistor)
Power supply for PLL Analog
GND for PLL Analog
Crystal oscillator input pin
Crystal oscillator output pin
Power supply for VCXO
VCXO control input pin
GND for VCXO
Monitor pin for VCXO output
BUFFER output pin
BUFFER output pin
GND for BUFFER
BUFFER input pin
Power supply for BUFFER
24.576 MHz output
18.432MHz output
GND for PLL Logic
Power supply for PLL Logic
FSEL=L: 33.8688 MHz output, FSEL=OPEN: 36.864 MHz output
Output enable pin
L: POWER DOWN, OPEN: NORMAL, equipped with pull-up resistor
54MHz output
11/16
|
▷ |