|
3803_03 Datasheet, PDF (55/136 Pages) Renesas Technology Corp – SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER | |||
|
◁ |
3803/3804 Group
3. SRDY1 output of reception side
q Note
When signals are output from the SRDY1 pin on the reception side
by using an external clock in the clock synchronous serial I/O
mode, set all of the receive enable bit, the SRDY1 output enable
bit, and the transmit enable bit to â1â (transmit enabled).
4. Setting serial I/O1 control register again
q Note
Set the serial I/O1 control register again after the transmission and
the reception circuits are reset by clearing both the transmit en-
able bit and the receive enable bit to â0.â
Clear both the transmit enable bit
(TE) and the receive enable bit
(RE) to â0â
â
Set the bits 0 to 3 and bit 6 of the
serial I/O control register
â
Set both the transmit enable bit
(TE) and the receive enable bit
(RE), or one of them to â1â
Can be set with the
LDM instruction at the
same time
7. Transmit interrupt request when transmit enable bit is set
q Note
When using the transmit interrupt, take the following sequence.
â Set the serial I/O1 transmit interrupt enable bit to â0â (disabled).
â Set the transmit enable bit to â1â.
â Set the serial I/O1 transmit interrupt request bit to â0â after 1 or
more instruction has executed.
â Set the serial I/O1 transmit interrupt enable bit to â1â (enabled).
q Reason
When the transmit enable bit is set to â1â, the transmit buffer
empty flag and the transmit shift register shift completion flag are
also set to â1â. Therefore, regardless of selecting which timing for
the generating of transmit interrupts, the interrupt request is gener-
ated and the transmit interrupt request bit is set at this point.
5. Data transmission control with referring to transmit shift
register completion flag
q Note
After the transmit data is written to the transmit buffer register, the
transmit shift register completion flag changes from â1â to â0â with
a delay of 0.5 to 1.5 shift clocks. When data transmission is con-
trolled with referring to the flag after writing the data to the transmit
buffer register, note the delay.
6. Transmission control when external clock is selected
q Note
When an external clock is used as the synchronous clock for data
transmission, set the transmit enable bit to â1â at âHâ of the SCLK1
input level. Also, write data to the transmit buffer register at âHâ of
the SCLK1 input level.
Rev.4.01 Nov 14, 2003 page 55 of 136
|
▷ |