M5M5Y5636TG-25 Datasheet, PDF (5/30 Pages) Mitsubishi Electric Semiconductor – 18874368-BIT(524288-WORD BY 36-BIT) NETWORK SRAM

MITSUBISHI LSIs
M5M5Y5636TG – 25,22,20
18874368-BIT(524288-WORD BY 36-BIT) NETWORK SRAM
PIN FUNCTION
Pin
A0~A18
BWa#, BWb#,
BWc#, BWd#
CLK
E1#
E2, E3
EP2, EP3
ADV
CQ1, CQ1#,
CQ2, CQ2#
ZQ
W#
DQa,DQPa,DQb,DQPb,
DQc,DQPc,DQd,DQPd
LBO#
VDD
VSS
VDDQ
TDI
TDO
TCK
TMS
MCH
MCL
NC
Name
Synchronous
Address
Inputs
Synchronous
Byte Write
Enables
Clock Input
Synchronous
Chip Enable
Synchronous
Chip Enable
Chip Enable
Program Pin
Synchronous
Address
Advance/Load
Echo Clock
Outputs
Output
Impedance
Control
Synchronous
Read/Write
Synchronous
Data I/O
Burst Mode
Control
VDD
VSS
VDDQ
Test Data Input
Test Data Output
Test Clock
Test Mode Select
Must Connect High
Must Connect Low
No Connect
Function
These inputs are registered and must meet the setup and hold times around the rising edge of
CLK. A0 and A1 are the two least significant bits (LSB) of the address field and set the internal
burst counter if burst is desired.
These active LOW inputs allow individual bytes to be written when a WRITE cycle is active and
must meet the setup and hold times around the rising edge of CLK. BYTE WRITEs need to be
asserted on the same cycle as the address. BWa are associated with addresses and apply to
subsequent data. BWa# controls DQa, DQPa pins; BWb# controls DQb, DQPb pins; BWc#
controls DQc, DQPc pins; BWd# controls DQd, DQPd pins.
This signal registers the address, data, chip enables, byte write enables and burst control inputs
on its rising edge.
All synchronous inputs must meet setup and hold times around the clock's rising edge.
This active LOW input is used to enable the device and is sampled only when a new external
address is loaded (ADV is LOW).
These pins are user-programmable chip enable inputs. The sense of the inputs, whether they
function as active LOW or HIGH inputs, is determined by the state of the programming inputs,
EP2 and EP3.
These pins determine the sense of the user-programmable chip enable inputs, whether they
function as active LOW or active HIGH inputs.
When HIGH, this input is used to advance the internal burst counter, controlling burst access after
the external address is loaded. When HIGH, W# is ignored. A LOW on this pin permits a new
address to be loaded at CLK rising edge.
The Echo Clocks are delayed copies of the main RAM clock, CLK.
This pin allows selection between RAM nominal drive strength (ZQ low) for multi-drop bus
applications and low drive strength (ZQ floating or high) point-to-point application.
This active input determines the cycle type when ADV is LOW. This is the only means for
determining READs and WRITEs. READ cycles may not be converted into WRITEs (and vice
versa) other than by loading a new address. A LOW on the pin permits BYTE WRITE operations
and must meet the setup and hold times around the rising edge of CLK. Full bus width WRITEs
occur if all byte write enables are LOW.
Byte “a” is DQa , DQPa pins; Byte “b” is DQb, DQPb pins; Byte “c” is DQc, DQPc pins; Byte “d” is
DQd,DQPd pins. Input data must meet setup and hold times around CLK rising edge.
This DC operated pin allows the choice of either an interleaved burst or a linear burst. If this pin is
HIGH or NC, an interleaved burst occurs. When this pin is LOW, a linear burst occurs, and input
leak current to this pin.
Core Power Supply
Ground
I/O buffer Power supply
These pins are used for Boundary Scan Test.
These pins should be connected to HIGH
These pins should be connected to LOW
These pins are not internally connected and may be connected to ground.
4/29
Preliminary
M5M5Y5636TG REV.0.6