English
Language : 

R8C28_08 Datasheet, PDF (400/473 Pages) Renesas Technology Corp – RENESAS 16-BIT SINGLE-CHIP MCU R8C FAMILY / R8C/2x SERIES
R8C/28 Group, R8C/29 Group
20. Electrical Characteristics
Table 20.14 Timing Requirements of I2C bus Interface(1)
Symbol
tSCL
tSCLH
tSCLL
tsf
tSP
tBUF
tSTAH
tSTAS
tSTOP
tSDAS
tSDAH
Parameter
SCL input cycle time
SCL input “H” width
SCL input “L” width
SCL, SDA input fall time
SCL, SDA input spike pulse rejection time
SDA input bus-free time
Start condition input hold time
Retransmit start condition input setup time
Stop condition input setup time
Data input setup time
Data input hold time
Condition
Standard
Min.
Typ.
12tCYC + 600(2)
−
3tCYC + 300(2)
−
5tCYC + 500(2)
−
−
−
−
−
5tCYC(2)
−
3tCYC(2)
−
3tCYC(2)
−
3tCYC(2)
−
1tCYC + 20(2)
−
0
−
Unit
Max.
−
ns
−
ns
−
ns
300
ns
1tCYC(2)
ns
−
ns
−
ns
−
ns
−
ns
−
ns
−
ns
NOTES:
1. VCC = 2.2 to 5.5 V, VSS = 0 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. 1tCYC = 1/f1(s)
SDA
tBUF
VIH
VIL
tSTAH
tSCLH
SCL
P(2)
S(1)
tsf
tSCLL
tsr
tSCL
NOTES:
1. Start condition
2. Stop condition
3. Retransmit start condition
tSDAH
Figure 20.7 I/O Timing of I2C bus Interface
tSTAS
Sr(3)
tSP tSTOP
P(2)
tSDAS
Rev.2.10 Sep 26, 2008 Page 381 of 441
REJ09B0279-0210