M37905F8CFP Datasheet, PDF (30/35 Pages) Mitsubishi Electric Semiconductor – 16-BIT CMOS MICROCOMPUTER

PRELIMINARY _{NSootimcee: pTahriasmisentroict} ^{alimfinitsalasrpeescuifbicjeactitotno. change.}
Timer B input (Count input in event counter mode)
Symbol
tc(TB)
tw(TBH)
tw(TBL)
tc(TB)
tw(TBH)
tw(TBL)
Parameter
TBiIN input cycle time (one edge count)
TBiIN input high-level pulse width (one edge count)
TBiIN input low-level pulse width (one edge count)
TBiIN input cycle time (both edge count)
TBiIN input high-level pulse width (both edge count)
TBiIN input low-level pulse width (both edge count)
MITSUBISHI MICROCOMPUTERS
M37905F8CFP, M37905F8CSP
16-BIT CMOS MICROCOMPUTER
Limits
Min.
Max.
Unit
80
ns
40
ns
40
ns
160
ns
80
ns
80
ns
Timer B input (Pulse period measurement mode)
Symbol
tc(TB)
tw(TBH)
tw(TBL)
Parameter
TBiIN input cycle time
TBiIN input high-level pulse width
TBiIN input low-level pulse width
f(fsys) ≤ 20 MHz
f(fsys) ≤ 20 MHz
f(fsys) ≤ 20 MHz
Limits
Min.
Max.
Unit
16 × 10⁹
f(fsys)
(800)
ns
8 × 10⁹
f(fsys)
(400)
ns
8 × 10⁹
f(fsys)
(400)
ns
Note: The TBiIN input cycle time requires 4 or more cycles of a count source. The TBiIN input high-level pulse width and the TBiIN input low-level pulse width
respectively require 2 or more cycles of a count source. The limits in this table are applied when the count source = f2 at f(fsys) ≤ 20 MHz.
Timer B input (Pulse width measurement mode)
Symbol
tc(TB)
tw(TBH)
tw(TBL)
Parameter
TBiIN input cycle time
TBiIN input high-level pulse width
TBiIN input low-level pulse width
f(fsys) ≤ 20 MHz
f(fsys) ≤ 20 MHz
f(fsys) ≤ 20 MHz
Limits
Min.
Max.
Unit
16 × 10⁹
f(fsys)
(800)
ns
8 × 10⁹
f(fsys)
(400)
ns
8 × 10⁹
f(fsys)
(400)
ns
Note: The TBiIN input cycle time requires 4 or more cycles of a count source. The TBiIN input high-level pulse width and the TBiIN input low-level pulse width
respectively require 2 or more cycles of a count source. The limits in this table are applied when the count source = f2 at f(fsys) ≤ 20 MHz.
Serial I/O
Symbol
tc(CK)
tw(CKH)
tw(CKL)
td(C-Q)
th(C-Q)
tsu(D-C)
th(C-D)
CLKi input cycle time
CLKi input high-level pulse width
CLKi input low-level pulse width
TXDi output delay time
TXDi hold time
RXDi input setup time
RXDi input hold time
Parameter
Limits
Min.
Max.
Unit
200
ns
100
ns
100
ns
80
ns
0
ns
20
ns
90
ns
29