|
M37905F8CFP Datasheet, PDF (23/35 Pages) Mitsubishi Electric Semiconductor – 16-BIT CMOS MICROCOMPUTER | |||
|
◁ |
PRELIMINARY NSootimcee: pTahriasmisentroict alimfinitsalasrpeescuifbicjeactitotno. change.
MITSUBISHI MICROCOMPUTERS
M37905F8CFP, M37905F8CSP
16-BIT CMOS MICROCOMPUTER
Erase Status Bit (SR.5)
This bit reports the status of the automatic erase operation. This bit
is set to â1â if an erase error occurs and returns to â0â if the clear sta-
tus register command (5016) is written.
Programming Status Bit (SR.4)
This bit reports the status of the automatic programming operation.
This bit is set to â1â if a programming error occurs and returns to â0â
if the clear status register command (5016) is written.
Under the condition that any of SR.5, SR.4 = â1â, none of the pro-
gramming, block erase, and erase all block commands can be ac-
cepted. Before execution of these commands, execute the clear
status register command (5016), in advance, to clear these status
bits.
Both of SR.4, SR.5 are set to â1â under the following conditions
(Command Sequence Error):
(1) when data other than âD016â and âFF16â is written to the data in
the 2nd bus cycle of the block erase command (2016/D016)
(2) when data other than â2016â and âFF16â is written to the data in
the 2nd bus cycle of the erase all block command
(2016/2016)
Note that, writing of âFF16â forces the microcomputer into the read
array mode. Simultaneously with this, the command written in the 1st
bus cycle will be canceled.
Full Status Check
The full status check reports the results of the erase or programming
operation.
Figure 11 shows the full status check flowchart and actions to be
taken if an error has occurred.
Table 3. Bit definition of status register
Symbol
Status
SR.7 (D7)
SR.6 (D6)
SR.5 (D5)
SR.4 (D4)
SR.3 (D3)
SR.2 (D2)
SR.1 (D1)
SR.0 (D0)
Reserved
Reserved
Erase Status
Programming Status
Reserved
Reserved
Reserved
Reserved
Definition
â1â
â0â
Terminated by error.
Terminated by error.
Terminated normally.
Terminated normally.
22
|
▷ |