SH7211_09 Datasheet, PDF (22/26 Pages) Renesas Technology Corp – MTU2 Three-Phase Complementary PWM Output Function

Register Name
Address
Timer general register H'FFFE422A
D_4 (TGRD_4)
Timer dead time data H'FFFE4216
register (TDDR)
Timer cycle data
register (TCDR)
H'FFFE4214
Timer cycle buffer
register (TCBR)
H'FFFE4222
Timer output control
register 1 (TOCR1)
H'FFFE420E
Timer mode
H'FFFE4202
register_3 (TMDR_3)
Timer mode
H'FFFE4203
register_4 (TMDR_4)
SH7211 Group
MTU2 Three-Phase Complementary
PWM Output Function (Complementary PWM Mode)
Value
D'1020
D'40
D'2000
H'40
H'3F
-
Description
In complementary PWM mode, set the initial
value of the TGRB_4 buffer register to match the
setting value of the TGRB_4 register. New PWM
duty values are set in this register.
This 16-bit register is only used in
complementary PWM mode. Set the offset value
(dead time value) for TCNT_4 and TCNT_3.
This register is only used in complementary
PWM mode. Set the TCNT_4 upper limit value
(1/2 the carrier cycle).
This register is only used in complementary
PWM mode. It functions as the buffer register for
the TCDR register. Set the same value as that
for the TCDR register.
Complementary PWM mode output operation
settings
• PSYE = B'1: Enable toggle output
synchronized with the PWM cycle.
• TOCL = B'0: Enable writing to the TOCS,
OLSN, and OLSP bits.
• TOCS = B'0: Enable TOCR1 setting.
• OLSN = B'0: In complementary PWM mode,
select the antiphase output level: Initial output
= high, active level = low.
• OLSP = B'0: In complementary PWM mode,
select the positive phase output level: Initial
output = high, active level = low.
Sets the operation mode (channel 3).
• BFB = B'1: Set TGRB and TGRD to buffer
operation.
• BFA = B'1: Set TGRA and TGRC to buffer
operation.
• MD3 to MD0 = B'1111: Complementary PWM
mode 3 (transfer at peak and trough)
Sets the operation mode (channel 4).
When channel 3 is set to complementary PWM
mode, the settings for channel 4 are ignored and
the settings for channel 3 are followed
automatically. There is no need to make setting
to this register. Leave the initial values
unchanged.
REJ06B0891-0100/Rev.1.00
July 2009
Page 22 of 26