 English |
|
|
|
|
|
|
|
| MSP430F543X Datasheet, PDF (21/90 Pages) Texas Instruments – MIXED SIGNAL MICROCONTROLLER | |||
| |||
| ◁ |
MSP430F543x, MSP430F541x
MSP430F543xA, MSP430F541xA
www.ti.com.......................................................................................................................................................................................... SLAS612 â SEPTEMBER 2008
Universal Serial Communication Interface (USCI)
The USCI modules are used for serial data communication. The USCI module supports synchronous
communication protocols such as SPI (3 or 4 pin) and I2C, and asynchronous communication protocols such as
UART, enhanced UART with automatic baudrate detection, and IrDA. Each USCI module contains two portions,
A and B.
The USCI_An module provides support for SPI (3 pin or 4 pin), UART, enhanced UART, or IrDA.
The USCI_Bn module provides support for SPI (3 pin or 4 pin) or I2C.
The MSP430F5438(A), MSP430F5436(A), and MSP430F5419(A) include four complete USCI modules
(n = 0 to 3). The MSP430F5437(A), MSP430F5435(A), and MSP430F5418(A) include two complete USCI
modules (n = 0 to 1).
Timer0_A5
Timer0_A5 is a 16-bit timer/counter with five capture/compare registers. Timer0_A5 can support multiple
capture/compares, PWM outputs, and interval timing. Timer0_A5 also has extensive interrupt capabilities.
Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare
registers.
INPUT PIN NUMBER
PZ
PN
17-P1.0
17-P1.0
17-P1.0
18-P1.1
57-P8.0
17-P1.0
18-P1.1
60-P8.0
19-P1.2
58-P8.1
19-P1.2
59-P8.1
20-P1.3
59-P8.2
20-P1.3
62-P8.2
21-P1.4
60-P8.3
21-P1.4
63-P8.3
22-P1.5
61-P8.4
22-P1.5
63-P8.4
Table 5. Timer0_A5 Signal Connections
DEVICE
INPUT
SIGNAL
TA0CLK
ACLK
SMCLK
TA0CLK
TA0.0
TA0.0
DVSS
MODULE
INPUT
SIGNAL
TACLK
ACLK
SMCLK
TACLK
CCI0A
CCI0B
GND
MODULE
BLOCK
Timer
CCR0
MODULE
OUTPUT
SIGNAL
NA
TA0
DEVICE
OUTPUT
SIGNAL
NA
TA0.0
DVCC
TA0.1
VCC
CCI1A
TA0.1
CCI1B
CCR1
TA1
DVSS
GND
DVCC
VCC
TA0.2
CCI2A
TA0.2
CCI2B
CCR2
TA2
DVSS
GND
DVCC
VCC
TA0.3
CCI3A
TA0.3
CCI3B
CCR3
TA3
DVSS
GND
DVCC
VCC
TA0.4
CCI4A
TA0.4
CCI4B
CCR4
TA4
DVSS
GND
DVCC
VCC
TA0.1
TA0.2
TA0.3
TA0.4
OUTPUT PIN NUMBER
PZ
PN
18-P1.1
57-P8.0
ADC12
(internal)
19-P1.2
58-P8.1
18-P1.1
60-P8.0
ADC12
(internal)
19-P1.2
59-P8.1
20-P1.3
59-P8.2
20-P1.3
62-P8.2
21-P1.4
60-P8.3
21-P1.4
63-P8.3
22-P1.5
61-P8.4
22-P1.5
63-P8.4
Copyright © 2008, Texas Instruments Incorporated
Submit Documentation Feedback
21
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese