ZY1120G Datasheet, PDF (14/17 Pages) Power-One – ZY1120 20A No-Bus POL Data Sheet 3V to 14V Input  0.5V to 5.5V Output

ZY1120 20A No-Bus POL Data Sheet
3V to 14V Input  0.5V to 5.5V Output
8. Pin and Feature Description
8.1 VLDO, Low Voltage Dropout
The input of the internal linear regulator. V_VLDO
always needs to be greater than 4.75V for normal
operation of the POL converter.
8.2 IM, Interleave Mode
The input with the internal pull-up resistor. When the
pin is left floating, the phase lag of the POL converter
is set by INTL0…INTL4 pins. If the pin is pulled low,
the phase lag is set to 0°. Pulling all INTL pins and
the IM pin low configures a POL converter as a
master. The master determines the clock on the
SYNC line.
8.3 TEMP, Temperature Measurement
The voltage output of the internal temperature
sensor measuring junction temperature of the
controller IC. Voltage range from 0.2 to 2V
corresponds to the temperature range from -40°C to
140°C.
8.4 ENP, Enable Polarity
The input with the internal pull-up resistor. When the
ENP pin is pulled low, the control logic of the EN
input is inverted.
8.5 DELAY, Power-Up Delay
The input of the POR circuit with the internal pull-up
resistor. By connecting a capacitor between the pin
and PGND the power-up delay can be programmed.
8.6 CCA[0:2], Compensation Coefficient
Address
Inputs with internal pull-ups to select one of 7 sets of
digital filter coefficients optimized for various
application conditions.
8.7 VREF, Voltage Reference
The output of the 2V internal voltage reference that
is used to program the output voltage of the POL
converter.
8.8 EN, Enable
The input with the internal pull-up resistor. The POL
converter is turned off, when the pin is pulled low
(see ENP to inverse logic of the Enable function).
8.9 OK, Fault Status
The open drain input/output with the internal pull-up
resistor. The POL converter pulls its OK pin low, if a
fault occurs. Pulling low the OK input by an external
circuitry turns off the POL converter.
8.10 SYNC, Frequency Synchronization Line
The bidirectional input/output with the internal pull-up
resistor. If the POL converter is configured as a
master, the SYNC line propagates clock to other
POL converters. If the POL converter is configured
as a slave, the internal clock recovery circuit
synchronizes the POL converter to the clock of the
SYNC line.
8.11 PG, Power Good
The open drain input/output with the internal pull-up
resistor. The pin is pulled low by the POL converter,
if the output voltage is outside of the window defined
by the Power Good High and Low thresholds.
Note: See the No-Bus Application Note for recommendations on
PG deglitching.
8.12 TRIM, Output Voltage Trim
The input of the TRIM comparator for the output
voltage programming.
The output voltage can be programmed by a single
resistor connected between VREF and TRIM pins.
Resistance of the trim resistor can be determined
from the equation below:
R_TRIM

20  (5.5 V_OUT ) _,
V_OUT
kΩ
where V_OUT is the desired output voltage in Volts.
If the R_TRIM is open or the TRIM pin is shorted to
PGND, the V_OUT=0.5V.
8.13 CS, Current Share/Sense Bus
The open drain digital input/output with the internal
pull-up resistor. The duty cycle of the digital signal is
proportional to the output current of the POL
converter. External capacitive loading of the pin
shall be avoided.
8.14 INTL[0:4], Interleave Bits
Inputs with internal pull-up resistors. The encoded
address determines the phase lag of the POL
converter when the IM pin is left floating. One digit
of the address corresponds to the phase lag of
11.25°.
Note: Due to noise sensitivity issues that may occur in limited
cases, it is recommended to avoid phase lag settings of
ZD-00790 Rev. 1.6, 25-Jun-10
www.power-one.com
Page 14 of 17