English
Language : 

PL680-37 Datasheet, PDF (4/10 Pages) PhaseLink Corporation – 38-640MHz Low Phase Noise XO
ELECTRICAL SPECIFICATIONS
1. Absolute Maximum Ratings
(Preliminary) PL680-37/38/39
38-640MHz Low Phase Noise XO
PARAMETERS
SYMBOL
MIN.
MAX.
UNITS
Supply Voltage
Input Voltage, dc
Output Voltage, dc
Storage Temperature
Ambient Operating Temperature*
Junction Temperature
Lead Temperature (soldering, 10s)
ESD Protection, Human Body Model
VDD
4.6
V
VI
-0.5
VDD+0.5
V
VO
-0.5
VDD+0.5
V
TS
-65
150
°C
TA
-40
85
°C
TJ
125
°C
260
°C
2
kV
Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the
device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other
conditions above the operational limits noted in this specification is not implied.
* Note: Operating Temperature is guaranteed by design for all parts (COMMERCIAL and INDUSTRIAL), but tested for COMMERCIAL grade only.
2. Crystal Specifications
PARAMETERS
SYMBOL
CONDITIONS
MIN. TYP. MAX. UNITS
Crystal Resonator Frequency
FXIN
Parallel Fundamental Mode 19
40
MHz
Crystal Loading Rating
CL (xtal)
17.7
pF
Crystal Shunt Capacitance
C0 (xtal)
5
pF
Recommended ESR
RE
AT cut
30
Ω
Note: Crystal Loading rating: 17.7pF is the loading the crystal sees from the XO chip. It is assumed that the crystal will be at nominal frequency at this
load. If the crystal requires less load to be at nominal frequency, then a capacitor can placed in series with the crystal. If the crystal requires more
load to be at nominal frequency, capacitors can be placed from XIN and XOUT to ground. This however may reduce the oscillator gain.
3. General Electrical Specifications
PARAMETERS SYMBOL
CONDITIONS
Supply Current,
Dynamic (with
Loaded Outputs)
PECL/LVDS/CMOS 38MHz<Fout<320MHz
IDD
PECL/LVDS
320MHz<Fout<640MHz
Operating Voltage
VDD
Output Clock
Duty Cycle
Short Circuit
@ 50% VDD (CMOS)
@ 1.25V (LVDS)
@ VDD – 1.3V (PECL)
Current
Note: CMOS operation is not advised above 200MHz with 15pF load; and 320MHz with 10pF load.
MIN.
2.25
45
45
45
TYP.
50
50
50
±50
MAX.
65/45/30
90/70
3.63
55
55
55
UNITS
mA
V
%
mA
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 11/28/05 Page 4