PAP7501V Datasheet, PDF (2/12 Pages) Pixart Imaging Inc. – USB2.0 PC Camera Controller

PixArt Imaging Inc.
PAP7501V
USB2.0 Camera
1. Pin Assignment
Pin# Name
Type Description
1 GND33A_PLL_I GND Ground for PLL
2 VDD5MA
PWR 5V Power for analog circuit
3 VDD28A_MIC
BYPASS Analog power for Audio MIC, 2.8V
4 VCOM
BYPASS Microphone common mode voltage reference
5 MIC_P
IN
Microphone positive input
6 MIC_N
IN
Microphone negative input
7 VDD33A_PGA
BYPASS Analog power for Audio PGA, 3.3V
8 VSSA
GND Microphone GND
9 VDD33A_ADC BYPASS Analog power for Audio ADC, 3.3V
10 VSSQ
GND Digital ground
11 RSTN
IN
Chip power up reset (Internal pull-up 100Kohm)
12 SEN_CSB
OUT Chip select of EEPROM
13 KEY
IN
Snapshot control signal (Active Low, internal pull-up 100Kohm)
14 GPIO4
I/O
General purpose I/O
15 VDD18K
BYPASS Logic power for digit circuit, 1.8V
16 VDD33Q
BYPASS Logic power for digit circuit, 3.3V
17 SEN_CLK
OUT Clock output for sensor
18 SEN_SCL
OUT I2C clock
19 SEN_SDA
I/O
I2C data
20 I_VSYNC
IN
Vertical synchronization signal
21 I_HSYNC
IN
Horizontal synchronization signal
22 EPR_CSB
IN
Chip Select of EEPROM
23 EPR_SO
IN
Data out of EEPROM
24 EPR_SI
OUT Data input of EEPROM
25 EPR_SCK
OUT Serial clock of EEPROM
26 I_PXD7
IN
Sensor digital data input
27 I_PXD6
IN
Sensor digital data input
28 I_PXD5
IN
Sensor digital data input
29 I_PXD4
IN
Sensor digital data input
30 I_PXD3
IN
Sensor digital data input
31 I_PXD2
IN
Sensor digital data input
32 I_PXD1
IN
Sensor digital data input
33 I_PXD0
IN
Sensor digital data input
34 I_PXCLK
IN
Sensor pixel clock input
35 VDD5MD
PWR 5V power for digit circuit
36 VDDAYS
BYPASS Logic power for digit circuit, 2.5V
37 VDD5MV
PWR 5V power for PHY circuit
38 VSSQ
GND Digital ground
39 VDD33A_HSRT_O BYPASS Analog power for TX/RX
40 VDD18K
BYPASS Logic power for digit circuit, 1.8V
41 OSC_IN
IN
Crystal input
42 OSC_OUT
OUT Crystal output
43 VDD33A_HSRT_I BYPASS Analog power for TX/RX
44 GND33A_HSRT_I GND Ground for USB TX/RX
45 RRET
IN
Reference supply current for PHY
46 DM
I/O
DM for USB PHY
47 DP
I/O
DP for USB PHY
48 VDD33A_PLL_I BYPASS Analog power for PLL
All rights strictly reserved any portion in this paper shall not be reproduced, copied or transformed to any other forms without permission.
2
PixArt Imaging Inc.
E-mail: [e-mail]
V1.1 May. 2008