English
Language : 

XA-G37 Datasheet, PDF (8/37 Pages) NXP Semiconductors – XA 16-bit microcontroller family 32K OTP, 512 B RAM, watchdog, 2 UARTs
Philips Semiconductors
XA 16-bit microcontroller family
32K OTP, 512 B RAM, watchdog, 2 UARTs
Product data
XA-G37
NAME
DESCRIPTION
P3*
Port 3
SFR
ADDRESS
433
MSB
39F
RD
BIT FUNCTIONS AND ADDRESSES
39E 39D 39C 39B 39A 399
WR
T1
T0 INT1 INT0 TxD0
LSB
398
RxD0
RESET
VALUE
FF
P0CFGA Port 0 configuration A
470
P1CFGA Port 1 configuration A
471
P2CFGA Port 2 configuration A
472
P3CFGA Port 3 configuration A
473
P0CFGB Port 0 configuration B
4F0
P1CFGB Port 1 configuration B
4F1
P2CFGB Port 2 configuration B
4F2
P3CFGB Port 3 configuration B
4F3
PCON* Power control register
404
PSWH* Program status word (high byte) 401
PSWL* Program status word (low byte)
400
PSW51* 80C51 compatible PSW
402
Note 5
Note 5
Note 5
Note 5
Note 5
Note 5
Note 5
Note 5
227 226 225 224 223 222 221 220
—
—
—
—
—
—
PD
IDL
00
20F 20E 20D 20C 20B 20A 209 208
SM
TM RS1 RS0 IM3 IM2 IM1 IM0 Note 2
207 206 205 204 203 202 201 200
C
AC
—
—
—
V
N
Z Note 2
217
216
215
214
213
212
211
210
C
AC
F0
RS1 RS0
V
F1
P Note 3
RTH0 Timer 0 extended reload,
455
00
high byte
RTH1 Timer 1 extended reload,
457
00
high byte
RTL0
Timer 0 extended reload, low byte 454
00
RTL1
Timer 1 extended reload, low byte 456
00
307 306 305 304 303 302 301 300
S0CON* Serial port 0 control register
420 SM0_0 SM1_0 SM2_0 REN_0 TB8_0 RB8_0 TI_0 RI_0
00
30F 30E 30D 30C 30B 30A 309 308
S0STAT* Serial port 0 extended status
421
—
—
—
—
FE0 BR0 OE0 STINT0 00
S0BUF Serial port 0 buffer register
460
x
S0ADDR Serial port 0 address register
461
00
S0ADEN Serial port 0 address enable
462
00
register
327 326 325 324 323 322 321 320
S1CON* Serial port 1 control register
424 SM0_1 SM1_1 SM2_1 REN_1 TB8_1 RB8_1 TI_1 RI_1
00
32F 32E 32D 32C 32B 32A 329 328
S1STAT* Serial port 1 extended status
425
—
—
—
—
FE1 BR1 OE1 STINT1 00
S1BUF Serial port 1 buffer register
464
x
S1ADDR Serial port 1 address register
465
00
S1ADEN Serial port 1 address enable
466
00
register
SCR
System configuration register
SSEL*
SWE
Segment selection register
Software Interrupt Enable
440
—
—
—
—
PT1 PT0 CM
PZ
00
21F 21E 21D 21C 21B 21A 219 218
403 ESWEN R6SEG R5SEG R4SEG R3SEG R2SEG R1SEG R0SEG 00
47A
— SWE7 SWE6 SWE5 SWE4 SWE3 SWE2 SWE1 00
2002 Mar 25
6