English
Language : 

PSMN3R9-25MLC_15 Datasheet, PDF (6/14 Pages) NXP Semiconductors – N-channel 25 V 4.15 mΩ logic level MOSFET in LFPAK33 using NextPower Technology
NXP Semiconductors
PSMN3R9-25MLC
N-channel 25 V 4.15 mΩ logic level MOSFET in LFPAK33 using NextPower Technology
Table 6. Characteristics …continued
Symbol
Parameter
Conditions
td(on)
tr
td(off)
tf
Qoss
turn-on delay time
rise time
turn-off delay time
fall time
output charge
Source-drain diode
VDS = 12.5 V; RL = 0.5 Ω; VGS = 4.5 V;
RG(ext) = 5 Ω
VGS = 0 V; VDS = 12.5 V; f = 1 MHz;
Tj = 25 °C
VSD
source-drain voltage IS = 25 A; VGS = 0 V; Tj = 25 °C;
see Figure 15
trr
reverse recovery time IS = 25 A; dIS/dt = -100 A/µs; VGS = 0 V;
Qr
recovered charge
VDS = 12.5 V
ta
reverse recovery rise VGS = 0 V; IS = 25 A; dIS/dt = -100 A/µs;
time
VDS = 12.5 V; see Figure 16
tb
reverse recovery fall
time
Min Typ Max Unit
-
13 -
ns
-
23.2 -
ns
-
15.6 -
ns
-
9.8 -
ns
-
9.9 -
nC
-
0.82 1.1 V
-
17.6 -
ns
-
9.2 -
nC
-
9.8 -
ns
-
7.8 -
ns
75
ID
10 4.5
3.5
(A)
60
45
30
15
0
0
0.5
1
003aaj781
3
2.8
VGS(V) = 2.6
2.4
1.5
2
VDS(V)
20
RDSon
(mΩ)
15
003aaj782
10
5
0
0
4
8
12
16
VGS (V)
Fig 6. Output characteristics; drain current as a
Fig 7. Drain-source on-state resistance as a function
function of drain-source voltage; typical values
of gate-source voltage; typical values
PSMN3R9-25MLC
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 4 — 15 June 2012
© NXP B.V. 2012. All rights reserved.
6 of 14