English
Language : 

74HC_HCT125_15 Datasheet, PDF (4/17 Pages) NXP Semiconductors – Quad buffer/line driver; 3-state
NXP Semiconductors
74HC125; 74HCT125
Quad buffer/line driver; 3-state
8. Recommended operating conditions
Table 5. Recommended operating conditions
Voltages are referenced to GND (ground = 0 V)
Symbol Parameter
Conditions
VCC
VI
VO
Tamb
t/V
supply voltage
input voltage
output voltage
ambient temperature
input transition rise and fall rate
VCC = 2.0 V
VCC = 4.5 V
VCC = 6.0 V
9. Static characteristics
74HC125
Min Typ Max
2.0 5.0 6.0
0
-
VCC
0
-
VCC
40 +25 +125
-
-
625
-
1.67 139
-
-
83
74HCT125
Min Typ Max
4.5 5.0 5.5
0
-
VCC
0
-
VCC
40 +25 +125
-
-
-
-
1.67 139
-
-
-
Unit
V
V
V
C
ns/V
ns/V
ns/V
Table 6. Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
25 C
40 C to +85 C 40 C to +125 C Unit
Min Typ Max Min Max
Min
Max
74HC125
VIH
HIGH-level
VCC = 2.0 V
input voltage VCC = 4.5 V
1.5 1.2 -
1.5
-
1.5
-V
3.15 2.4 - 3.15
-
3.15
-V
VCC = 6.0 V
4.2 3.2 -
4.2
-
4.2
-V
VIL
LOW-level
VCC = 2.0 V
input voltage VCC = 4.5 V
- 0.8 0.5
-
0.5
-
0.5 V
- 2.1 1.35 -
1.35
-
1.35 V
VCC = 6.0 V
- 2.8 1.8
-
1.8
-
1.8 V
VOH
HIGH-level
VI = VIH or VIL
output voltage
IO = 20 A; VCC = 2.0 V 1.9 2.0
-
1.9
-
1.9
-V
IO = 20 A; VCC = 4.5 V 4.4 4.5 -
4.4
-
4.4
-V
IO = 20 A; VCC = 6.0 V 5.9 6.0 -
5.9
-
5.9
-V
IO = 6.0 mA; VCC = 4.5 V 3.98 4.32 -
3.84
-
3.7
-V
IO = 7.8 mA; VCC = 6.0 V 5.48 5.81 -
5.34
-
5.2
-V
VOL
LOW-level
VI = VIH or VIL
output voltage
IO = 20 A; VCC = 2.0 V
-
0 0.1
-
0.1
-
0.1 V
IO = 20 A; VCC = 4.5 V
-
0 0.1
-
0.1
-
0.1 V
IO = 20 A; VCC = 6.0 V
-
0 0.1
-
0.1
-
0.1 V
IO = 6.0 mA; VCC = 4.5 V
- 0.15 0.26
-
0.33
-
0.4 V
IO = 7.8 mA; VCC = 6.0 V
- 0.16 0.26
-
0.33
-
0.4 V
II
input leakage VI = VCC or GND;
current
VCC = 6.0 V
-
- 0.1 -
1.0
-
1.0 A
IOZ
OFF-state
VI = VIH or VIL;
output current VO = VCC or GND;
VCC = 6.0 V
-
- 0.5 -
5.0
-
10.0 A
74HC_HCT125
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 19 January 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
4 of 17