SC16C654B Datasheet, PDF (23/58 Pages) NXP Semiconductors – 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.), with 64-byte FIFOs and infrared (IrDA) encoder/decoder

Philips Semiconductors
SC16C654B/654DB
5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs
SC16C654B/654DB
D0 to D7
IOR
IOW
RESET
DATA BUS
AND
CONTROL
LOGIC
A0 to A2
CSA to CSD
REGISTER
SELECT
LOGIC
INTA to INTD
TXRDY
RXRDY
INTERRUPT
CONTROL
LOGIC
Fig 12. Internal loop-back mode diagram
TRANSMIT
FIFO
REGISTERS
TRANSMIT
SHIFT
REGISTER
TXA to TXD
FLOW
CONTROL
LOGIC
IR
ENCODER
RECEIVE
FIFO
REGISTERS
RECEIVE
SHIFT
REGISTER
RXA to RXD
FLOW
CONTROL
LOGIC
CLOCK AND
BAUD RATE
GENERATOR
XTAL1 XTAL2
IR
DECODER
MODEM
CONTROL
LOGIC
RTSA to RTSD
CTSA to CTSD
DTRA to DTRD
DSRA to DSRD
OP1A to OP1D
RIA to RID
OP2A to OP2D
CDA to CDD
002aaa876
9397 750 14965
Product data sheet
Rev. 02 — 20 June 2005
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
23 of 58