English
Language : 

TDA4866 Datasheet, PDF (2/16 Pages) NXP Semiconductors – Full bridge current driven vertical deflection booster
Philips Semiconductors
Full bridge current driven vertical deflection
booster
Product specification
TDA4866
FEATURES
• Fully integrated, few external components
• No additional components in combination with the
deflection controller TDA485x, TDA4841PS
• Pre-amplifier with differential high CMRR current mode
inputs
• Low offsets
• High linear sawtooth signal amplification
• High efficient DC-coupled vertical output bridge circuit
• Powerless vertical shift
• High deflection frequency up to 160 Hz
• Power supply and flyback supply voltage independent
adjustable to optimize power consumption and flyback
time
• Excellent transition behaviour during flyback
• Guard circuit for screen protection.
GENERAL DESCRIPTION
The TDA4866 is a power amplifier for use in 90 degree
colour vertical deflection systems for frame frequencies of
50 to 160 Hz. The circuit provides a high CMRR current
driven differential input. Due to the bridge configuration of
the two output stages DC-coupling of the deflection coil is
achieved. In conjunction with TDA485x, TDA4841PS the
ICs offer an extremely advanced system solution.
QUICK REFERENCE DATA
SYMBOL
PARAMETER
CONDITIONS MIN. TYP. MAX. UNIT
DC supply; note 1
VP
supply voltage (pin 3)
VFB
flyback supply voltage (pin 7)
Iq
quiescent current (pin 7)
note 2
8.2
−
−
−
−
7
25
V
60
V
10
mA
Vertical circuit
Idefl
deflection current
(peak-to-peak value; pins 4 and 6)
0.6
−
2
A
Iid
differential input current (peak-to-peak value) note 3
−
±500 ±600 µA
Flyback generator
IFB
maximum current during flyback
(peak-to-peak value; pin 7)
−
−
2
A
Guard circuit; note 1
V8
guard voltage
I8
guard current
guard on
7.5
8.5
10
V
guard on
5
−
−
mA
Notes
1. Voltages refer to pin 5 (GND).
2. Up to 60 V ≥ VFB ≥ 40 V a decoupling capacitor CFB = 22 µF (between pin 7 and pin 5) and a resistor RFB = 100 Ω
(between pin 7 and VFB) are required (see Fig.4).
3. Differential input current Iid = I1 − I2.
1999 Jun 14
2