 English |
|
|
|
|
|
|
|
| TDA8922C_15 Datasheet, PDF (16/40 Pages) NXP Semiconductors – 2X75 W class-D power amplifier | |||
| |||
| ◁ |
NXP Semiconductors
TDA8922C
2 à 75 W class-D power ampliï¬er
[1] Rs(L) is the series resistance of the low-pass LC ï¬lter inductor used in the application.
[2] Output power is measured indirectly; based on RDSon measurement; see Section 13.3.
[3] THD measured between 22 Hz and 20 kHz, using AES17 20 kHz brick wall ï¬lter; max. limit is guaranteed but may not be 100 % tested.
[4] Vripple = Vripple(max) = 2 V (p-p); measured independently between VDDPn and SGND and between VSSPn and SGND.
[5] 22 Hz to 20 kHz, using AES17 20 kHz brick wall ï¬lter.
[6] 22 Hz to 20 kHz, using AES17 20 kHz brick wall ï¬lter.
[7] Po = 1 W; fi = 1 kHz.
[8] Vi = Vi(max) = 1 V (RMS); fi = 1 kHz.
[9] Leads and bond wires included.
12.3 Mono BTL application characteristics
Table 11. Dynamic characteristics
VDD = 25 V; VSS = â25 V; RL = 8 â¦; fi = 1 kHz; fosc = 350 kHz; Rs(L) < 0.1 ⦠[1]; Tamb = 25 °C; unless otherwise speciï¬ed.
Symbol Parameter
Conditions
Min Typ Max Unit
Po
output power
Tj = 85 °C; LLC = 22 µH; CLC = 680 nF [2]
(see Figure 10)
THD = 0.5 %; RL = 8 â¦
- 115 - W
THD
total harmonic distortion
THD = 10 %; RL = 8 â¦
Po = 1 W; fi = 1 kHz
Po = 1 W; fi = 6 kHz
- 155 - W
[3] -
0.02 -
%
[3] -
0.05 -
%
Gv(cl)
closed-loop voltage gain
- 36 - dB
SVRR supply voltage rejection ratio
between pin VDDPn and SGND
Operating mode; fi = 100 Hz
Operating mode; fi = 1 kHz
Mute mode; fi = 100 Hz
Standby mode; fi = 100 Hz
[4] -
72 -
dB
[4] -
64 -
dB
[4] -
86 -
dB
[4] -
100 -
dB
between pin VSSPn and SGND
Operating mode; fi = 100 Hz
Operating mode; fi = 1 kHz
Mute mode; fi = 100 Hz
Standby mode; fi = 100 Hz
[4] -
72 -
dB
[4] -
72 -
dB
[4] -
86 -
dB
[4] -
100 -
dB
Zi
input impedance
measured between one of the input
pins and SGND
45 63 - kâ¦
Vn(o)
output noise voltage
Operating mode; Rs = 0 â¦
Mute mode
[5] -
190 -
µV
[6] -
45 -
µV
αmute
mute attenuation
fi = 1 kHz; Vi = 2 V (RMS)
[7] -
75 -
dB
CMRR common mode rejection ratio
Vi(CM) = 1 V (RMS)
- 75 - dB
[1] Rs(L) is the series resistance of the low-pass LC ï¬lter inductor used in the application.
[2] Output power is measured indirectly; based on RDSon measurement; see Section 13.3.
[3] THD measured between 22 Hz and 20 kHz, using AES17 20 kHz brick wall ï¬lter; max. limit is guaranteed but may not be 100 % tested.
[4] Vripple = Vripple(max) = 2 V (p-p).
[5] 22 Hz to 20 kHz, using an AES17 20 kHz brick wall ï¬lter; low noise due to BD modulation.
[6] 22 Hz to 20 kHz, using an AES17 20 kHz brick wall ï¬lter.
[7] Vi = Vi(max) = 1 V (RMS); fi = 1 kHz.
TDA8922C_1
Product data sheet
Rev. 01 â 7 September 2009
© NXP B.V. 2009. All rights reserved.
16 of 40
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese