TDA1315H Datasheet, PDF (16/36 Pages) NXP Semiconductors – Digital audio input/output circuit DAIO

Philips Semiconductors
Digital audio input/output circuit (DAIO)
Product specification
TDA1315H
Table 7 Selection of data exchange
BIT 1
0
0
1
1
BIT 0
0
1
0
1
TRANSFER
channel status
user data
control
status
DIRECTION
input/output
input/output
input
output
In the data transfer mode, the microcontroller exchanges data with the TDA1315H after it has addressed the device and
defined the type of data for that exchange. The selection remains active until the TDA1315H receives a new type of data
or is deselected. The fundamental timing of data transfers is illustrated in Fig.7, where LDATA denotes the data from the
TDA1315H to the microcontroller (LDATA read). The timing for the opposite direction is essentially the same as in the
addressing mode (LDATA write).
Fig.7 Data transfer mode timing.
All transfers are bytewise, i.e. they are based on groups of
8 bits. Data will be stored in the TDA1315H after the eighth
bit of each byte has been received. It is possible to read
only the first byte of the channel status and of the
TDA1315H status register.
A multi-byte transfer is illustrated in Fig.8. As some other
devices, which are expected to connect to the same
microcontroller bus lines, require an indication of when
8 bits have been transferred, a so-called halt mode has
been defined. It is characterized by the following
conditions: LMODE = LOW, LDATA = 3-state and
LCLK = HIGH. The TDA1315H does not need this mode to
distinguish one byte from the next, however, it will not
make any difference when this occurs. When not used,
there is no need to increase the time between the last
LCLK pulse of a byte and the first LCLK pulse of the next
byte.
1995 Jul 17
16