English
Language : 

PI3HDMI101-B Datasheet, PDF (7/16 Pages) Pericom Semiconductor Corporation – 1:1 Active HDMI ReDriver with Optimized Equalization & I2C Buffer and RxTerm detection circuitry
PI3HDMI101-B
1:1 Active HDMITM ReDriver™ with Optimized Equalization
& I2C Buffer and RxTerm detection circuitry
Maximum Ratings
(Above which useful life may be impaired. For user guidelines, not tested.)
Storage Temperature..................................................... –65°C to +150°C
Supply Voltage to Ground Potential.................................–0.5V to +4.0V
DC Input Voltage................................................................–0.5V to VDD
DC Output Current........................................................................ 120mA
Power Dissipation............................................................................ 1.0W
Note:
Stresses greater than those listed under MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress
rating only and functional operation of the device at these or
any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to ab-
solute maximum rating conditions for extended periods may
affect reliability.
Recommended Operating Conditions
Symbol Parameter
Min.
Typ.
Max.
Units
VDD
Supply Voltage
TA
Operating free-air temperature
TMDS Differential Pins
3.135
3.3
3.465
V
0
70
°C
VID
Receiver peak-to-peak differential input voltage
150
VIC
Input common mode voltage
2
VDD
TMDS output termination voltage
3.135
3.3
RT
Termination resistance
45
50
Signaling rate
0
1560
VDD + 0.01
3.465
55
2.5
mVp-p
V
V
Ohm
Gbps
Control Pins (OC_Sx, EQ_Sx, OE, DDC_EN)
VIH
LVTTL High-level input voltage
VIL
LVTTL Low-level input voltage
DDC Pins (SCL_R, SCL_T, SDA_R, SDA_T)
VI(DDC)
Input voltage
I2C Pins (SCL_T, SDA_T)
2
GND
GND
VDD
V
0.8
5.5
V
VIH
High-level input voltage
VIL
Low-level input voltage
VICL
Low-level input voltage contention (1)
I2C Pins (SCL_R, SDA_R)
VIH
High-level input voltage
VIL
Low-level input voltage
0.7 x VDD
-0.5
-0.5
0.7 x VDD
-0.5
5.5
V
0.3 x VDD
V
0.4
V
5.5
V
0.3 x VDD
V
Notes:
1. VIL specification is for the first low level seen by the SCL/SDA lines. VICL is for the second and subsequent low levels seen by the SCL_T/SDA_T lines.
All trademarks are property of their respective owners.
13-0005
7
PS8956B
03/06/13