PI3HDMI301 Datasheet, PDF(4/16 Page) Pericom Semiconductor Corporation – 3:1 Active Switch for HDMI Signals with Optimized Equalization for Enhanced Signal Integrity

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

PI3HDMI301 Datasheet, PDF (4/16 Pages) Pericom Semiconductor Corporation – 3:1 Active Switch for HDMI Signals with Optimized Equalization for Enhanced Signal Integrity

◁

ADVANCE INFORMATION - COMPANY CONFIDENTIAL

PI3HDMI301

3:1 Active Switch for HDMIâ¢ Signals with

Optimized Equalization for Enhanced Signal Integrity

Pin Description

80 LQFP Pin # 64 TQFN Pin #

9, 12, 15, 6

7, 9,12, 4

71, 74, 77, 68

57, 59, 62, 54

52, 55, 58, 49

43, 45, 48, 40

8, 11, 14, 5

70, 73, 76, 67

51, 54, 57, 48

4, 10, 16, 24, 30,

36, 37, 47, 53, 59,

65, 66, 72, 78

6, 8, 11, 3

56, 58, 61, 53

42, 44, 47, 39

Pin Name

D0+1, D1+1, D2+1, CLK+1

D0+2, D1+2, D2+2, CLK+2

D0+3, D1+3, D2+3, CLK+3

D0-1, D1-1, D2-1, CLK-1

D0-2, D1-2, D2-2, CLK-2

D0-3, D1-3, D2-3, CLK-3

GND

HPD1

HPD2

HPD3

HPD_Sink

21, 22, 23

7, 13, 17, 27, 33,

43, 50, 56, 61, 69,

75, 79

31, 28, 25, 34

17, 18, 19

5, 10, 22, 27, 35,

41, 46, 55, 60

25, 23, 20, 28

32, 29, 26, 35

26, 24, 21, 29

41, 60

33, 49

19, 18, 20, 1

15, 14, 16, 64

SCL1

SCL2

SCL3

SCL_Sink

SDA1

SDA2

SDA3

SDA_Sink

S1, S2, S3

VDD

D0+, D1+, D2+, CLK+

D0-, D1-, D2-, CLK-

EQ_S0, EQ_S1

OC_S0, OC_S1,

OC_S2, OC_S3

I/O Description

I Port 1 TMDS Positive inputs

I Port 2 TMDS Positive inputs

I Port 3 TMDS Positive inputs

I Port 1 TMDS Negative inputs

I Port 2 TMDS Negative inputs

I Port 3 TMDS Negative inputs

Ground

O Port 1 HPD output

O Port 2 HPD output

O Port 3 HPD output

Sink side hot plug detector input. High: 5-V

power signal asserted from source to sink

I and EDID is ready.

Low: No 5-V power signal asserted from

source to sink, or EDID is not ready.

I Output Enable, Active LOW

I/O Port 1 DDC Clock

I/O Port 2 DDC Clock

I/O Port 3 DDC Clock

I/O Sink Side DDC Clock

I/O Port 1 DDC Data

I/O Port 2 DDC Data

I/O Port 3 DDC Data

I/O Sink Side DDC Data

I Source Input Control

3.3V Power Supply

O TMDS positive outputs

O TMDS negative outputs

Equalizer controls, both controls have

internal pull-ups

Output buffer controls, all control bits have

internal pull-ups

09-0054

All trademarks are property of their respective owners.

PS8959B

10/01/09

▷