PT7C4307_13 Datasheet, PDF (10/15 Pages) Pericom Semiconductor Corporation – Real-time Clock Module

PT7C4307
Real-time Clock Module (I²C Bus)
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Addr.
Description
D7
D6
D5
D4
D3
D2
D1
D0
(hex)
04
Dates
0
0
D20
D10
D8
D4
D2
D1
(default)
0
0
Undefined Undefined Undefined Undefined Undefined Undefined
05
Months
0
0
0
M10
M8
M4
M2
M1
(default)
0
0
0
Undefined Undefined Undefined Undefined Undefined
06
Years
Y80
Y40
Y20
Y10
Y8
Y4
Y2
Y1
(default)
Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined
Note: Any registered imaginary time should be replaced by correct time, otherwise it will cause the clock counter malfunction.
I²C Bus Interface
Overview of I²C-BUS
The I²C bus supports bi-directional communications via two signal lines: the SDA (data) line and SCL (clock) line. A combination
of these two signals is used to transmit and receive communication start/stop signals, data signals, acknowledge signals, and so on.
Both the SCL and SDA signals are held at high level whenever communications are not being performed. The starting and
stopping of communications is controlled at the rising edge or falling edge of SDA while SCL is at high level. During data
transfers, data changes that occur on the SDA line are performed while the SCL line is at low level, and on the receiving side the
data is captured while the SCL line is at high level. In either case, the data is transferred via the SCL line at a rate of one bit per
clock pulse. The I²C bus device does not include a chip select pin such as is found in ordinary logic devices. Instead of using a
chip select pin, slave addresses are allocated to each device and the receiving device responds to communications only when its
slave address matches the slave address in the received data.
System Configuration
All ports connected to the I²C bus must be either open drain or open collector ports in order to enable AND connections to
multiple devices.
SCL and SDA are both connected to the VDD line via a pull-up resistance. Consequently, SCL and SDA are both held at high
level when the bus is released (when communication is not being performed).
Fig 1. System configuration
Vcc
R_P R_P
SDA
SCL
Master
MCU
Slave
RTC
Other Peripheral
Device
Note: When there is only one master, the MCU is ready for driving SCL to "H" and R _P of SCL may not required.
2013-06-0002
PT0206-5 06/18/13
10