PT7M6314US Datasheet, PDF (1/8 Pages) Pericom Semiconductor Corporation – Supervisory Circuit

||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| |||||||||||||||||||||||||||||||||
Features
PT7M6314US
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Supervisory Circuit
General Description
 Highly accurate: 1.5% (25°C)
The series are designed to monitor power supplies in µP
 Detect voltage range: 1.8 to 5V in 100mV increments ^{and digital systems. It provides excellent circuit}
 Operating voltage range: 1.0V ~ 5.5V
reliability and low cost by eliminating external
 Operating temperature range: -40°C to + 85°C
components and adjustments, and a debounced manual
 Detect voltage temperature characteristics: 2.5%  ^{reset input.}
TYP
This device performs a single function: it asserts a reset
 Output configuration: Bi-dir
signal whenever the V_CC supply voltage falls below a
 Four reset timeout period available:
preset threshold or whenever manual reset is asserted.
 typical 1.6ms for PT7M6314USxxD1;
Reset remains asserted for an internally programmed
 typical 26ms for PT7M6314USxxD2;
 typical 200ms for PT7M6314USxxD3;
interval (reset timeout period) after V_CC has risen above
the reset threshold or manual reset is de-asserted.
 typical 1570ms for PT7M6314USxxD4;
PT7M6314USxx are bidirectional output, allowing it to
be directly connected to µP with bidirectional reset inputs.
The serials come with factory-trimmed reset threshold
voltages in 100mV increments from 2.5V to 5V. Preset
timeout periods of 200ms and 1570ms (typ.) are available.
Pin Configuration
PT7M6315USxxD3F/D4F
1 GND _VCC 4
2 RST
MR 3
SOT143-4
Pin Description
Name Type
Description
RST
I/O
Reset Output and Pushbutton Input: RST is asserted when V_CC drops below voltage threshold V_TH-. Active
low. When other devices pull RST low, the device will speed its rising edge once the reset condition release.
MR
I
Manual Reset: A logic low on MR asserts reset. Reset remains asserted as long as MR is low, and for the
reset timeout period (t_RS) after the reset conditions are terminated. Connect to V_CC if not used.
GND P Ground
V_CC P Supply Voltage.
2016-01-0003
PT0196-6
01/15/16
1