English
Language : 

PCA9617A Datasheet, PDF (9/15 Pages) NXP Semiconductors – Level translating Fm+ I2C-bus repeater
PCA9617A
DC CHARACTERISTICS VCC(A) = 0.8 V to 5.5 V (Note 7); VCC(B) = 2.2 V to 5.5 V; GND = 0 V; TA = −40°C to +85°C; unless
otherwise specified. Typical values measured with VCC(A) = 0.95 V and VCC(B) = 2.5 V at 25°C, unless otherwise noted.
TA = −405C to +855C
TA = −555C to
+1255C
Symbol
Parameter
Conditions
Min Typ
Max
Min
Max
Unit
SUPPLIES
ICC(A)
ICCH(B)
ICCL(B)
Supply Current Port A
Port B HIGH−Level
Supply Current
Port B LOW−Level
Supply Current
VCC(A) = 0.95 V
VCC(A) = 5.5V
VCC(B) = 5.5 V;
SDAn = SCLn = VCC(n)
VCC(B) = 5.5 V;
One SDA and SCL = GND;
8
50
1.5
2.1
1.51
2.1
8
mA
50
2.1
mA
2.1
mA
Other SDA and SCL Open
(with pull−up resistors)
INPUT / OUTPUT SDAB, SCLB
VIH
VIL
(Note 7)
High−Level Input
Voltage
Low−Level Input
Voltage
0.7 x
VCC(B)
0.7 x
VCC(B)
V
+0.4
+0.4
V
VIK
Input Clamping
Voltage
II = −18 mA
−1.2
−0.3
−1.2
−0.3
V
VOL
LOW−Level Output
Voltage
IOL = 150 mA; VCC(B) = 2.2 V
(Note 8)
0.425
0.425
IOL = 13 mA; VCC(B) = 2.2 V
(Note 9)
0.54
0.639
V
0.639
VOL − VIL
(Note 8)
Difference between
LOW−Level Output
and LOW−Level Input
Voltage
VOL at IOL = 1 mA;
Guaranteed by design
60
90
160
60
160
mV
ILI
Input Leakage Current
VI = 5.5 V
IIL
LOW−Level Input
Current
SDA, SCL, VI = 0.2 V
±1
±1
mA
10
10
mA
CI/O
Input/Output
Capacitance
INPUT / OUTPUT SDAA, SCLA
VI = 3 V or 0 V;
VCC(B) = 3.3 V; EN = Low
VI = 3 V or 0 V; VCC = 0 V
7
10
7
10
10
pF
10
VIH
High−Level Input
Voltage
VIL
Low−Level Input
(Note 10) Voltage
0.7 x
VCC(A)
0.7 x
VCC(A)
V
0.25 x
VCC(A)
(Note 11)
0.25 x
VCC(A)
V
(Note 11)
VIK
Input Clamping
Voltage
II = −18 mA
−1.2
−0.3
−1.2
−0.3
V
VOL
LOW−Level Output
Voltage
IOL = 13 mA; VCC(B) = 2.2 V
0.1
0.2
0.2
V
7. VCC(A) may be as high as 5.5 V for overvoltage tolerance but 0.4 VCC(A) + 0.8 V ≤ VCC(B) for the channels to be enabled and functional
normally.
8. Pull−up should result in IOL ≥ 150 mA.
9. Guaranteed by design and characterization.
10. VIL for port A with envelope noise must be below 0.3 VCC(A) for stable performance.
11. When VCC(A) is less than 1 V, care is required to make certain that the system ground offset and noise are minimized such that there
is reasonable difference between the VIL present at the PCA9617A A−side input and the 0.25 VCC(A) input threshold.
12. Power supply decoupling capacitors need to be present for both VCC(A) and VCC(B) and the 0.1 mF decoupling for VCC(B) needs to be
located near the VCC(B) pin.
http://onsemi.com
9