N02L63W2A Datasheet, PDF (8/11 Pages) ON Semiconductor – 2Mb Ultra-Low Power Asynchronous CMOS SRAM 128K × 16 bit

N02L63W2A
Timing Waveform of Write Cycle (WE control)
t_WC
Address
t_AW
t_WR
CE1
t_CW
CE2
t_LBW, t_UBW
LB, UB
t_AS
t_WP
WE
Data In
High-Z
t_WHZ
Data Out
Timing Waveform of Write Cycle (CE1 Control)
t_DW
t_DH
Data Valid
t_OW
High-Z
t_WC
Address
CE1
(for CE2 Control, use
inverted signal)
LB, UB
t_AW
t_WR
t_CW
t_AS
t_LBW, t_UBW
t_WP
WE
t_DW
t_DH
Data In
Data Out
Data Valid
t_LZ
t_WHZ
High-Z
Rev. 9 | Page 8 of 11 | www.onsemi.com