MC74LVX259 Datasheet, PDF (5/11 Pages) ON Semiconductor – 8-Bit Addressable Latch/1-of-8 Decoder CMOS Logic Level Shifter

MC74LVX259
DC CHARACTERISTICS (Voltages Referenced to GND)
V_CC
T_A = 25°C
–40°C ≤ T_A ≤ 85°C
Symbol
Parameter
Condition
(V)
Min
Typ
Max
Min
Max Unit
V_IH
Minimum High–Level
Input Voltage
2.0
0.75 V_CC
3.0
0.7 V_CC
3.6
0.7 V_CC
0.75 V_CC
V
0.7 V_CC
0.7 V_CC
V_IL
Maximum Low–Level
Input Voltage
2.0
0.25 V_CC
0.25 V_CC V
3.0
0.3 V_CC
0.3 V_CC
3.6
0.3 V_CC
0.3 V_CC
V_OH
High–Level Output
I_OH = –50 µA
2.0
1.9
2.0
1.9
V
Voltage
I_OH = –50 µA
3.0
2.9
3.0
2.9
I_OH = –4 mA
3.0
2.58
2.48
V_OL
Low–Level Output
I_OL = 50 µA
2.0
Voltage
I_OL = 50 µA
3.0
0.0
0.1
0.0
0.1
0.1
V
0.1
I_OL = 4 mA
3.0
0.36
0.44
I_IN
Input Leakage Current
V_IN = 5.5 V or GND 0 to 3.6
±0.1
±1.0
µA
I_CC
Maximum Quiescent
V_IN = V_CC or GND
3.6
1.0
1.0
2.0
µA
Supply Current
(per package)
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ _{AC ELECTRICAL CHARACTERISTICS Input tr = tf = 3.0 ns}
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ _Symbol
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ _tPLH,
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ^tPHL
Parameter
Maximum Propagation Delay,
Data to Output
(Figures 5 and 9)
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ _tPLH,
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ _tPHL
Maximum Propagation Delay,
Address Select to Output
(Figures 6 and 9)
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ _tPLH,
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ^tPHL
Maximum Propagation Delay,
Enable to Output
(Figures NO TAG and 9)
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ _tPHL
Maximum Propogation Delay,
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Reset to Output
(Figures 7 and 9)
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ _CIN
Maximum Input Capacitance
Test Conditions
V_CC = 2.7 V
C_L = 15pF
C_L = 50pF
V_CC = 3.3 V ± 0.3 V
C_L = 15pF
C_L = 50pF
V_CC = 2.7 V
C_L = 15pF
C_L = 50pF
V_CC = 3.3 V ± 0.3 V
C_L = 15pF
C_L = 50pF
V_CC = 2.7 V
C_L = 15pF
C_L = 50pF
V_CC = 3.3 V ± 0.3 V
C_L = 15pF
C_L = 50pF
V_CC = 2.7 V
C_L = 15pF
C_L = 50pF
V_CC = 3.3 V ± 0.3 V
C_L = 15pF
C_L = 50pF
T_A = 25°C
Min Typ Max
6.3
9.0
9.0 14.0
5.6
8.0
8.0 12.0
6.3
9.0
9.0 14.0
5.6
8.0
8.0 12.0
6.3
9.0
9.0 14.0
5.6
9.0
8.0 12.0
6.3
9.0
9.0 14.0
5.6
9.0
8.0 12.0
6
10
–40°C ≤ T_A ≤ 85°C
Min
Max _Unit
1.0
12.0 ns
1.0
15.0
1.0
11.0
1.0
14.0
1.0
12.0 ns
1.0
15.0
1.0
11.0
1.0
14.0
1.0
12.0 ns
1.0
15.0
1.0
11.0
1.0
14.0
1.0
12.0 ns
1.0
15.0
1.0
11.0
1.0
14.0
10
pF
Typical @ 25°C, V_CC = 3.3 V
C_PD
Power Dissipation Capacitance (Note 6.)
30
pF
6. C_PD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.
Average operating current can be obtained by the equation: I_CC(OPR) = C_PD  V_CC  f_in + I_CC. C_PD is used to determine the no–load dynamic
power consumption; P_D = C_PD  V_CC2  f_in + I_CC  V_CC.
http://onsemi.com
5