English
Language : 

CM2006 Datasheet, PDF (5/9 Pages) California Micro Devices Corp – VGA Port Companion Circuit For Monitors
CM2006
ELECTRICAL OPERATING CHARACTERISTICS (SEE NOTE 1)
SYMBOL PARAMETER
ICC_DDC
ICC
VCC_DDC Supply Current
VCC Supply Current
CONDITIONS
VCC_DDC = 5.0V
VCC = 5V; SYNC inputs at GND or VCC;
SYNC outputs unloaded
VCC = 5V; SYNC inputs at 3.0V;
SYNC outputs unloaded
VF
VIH
VIL
VHYS
VOH
VOL
ROUT
IIN
IOFF
IBACKDRIVE
VON
CIN_VID
tPLH
ESD Diode Forward Voltage
Logic High Input Voltage
IF = 10mA
VCC = 5.0V; Note 2
Logic Low Input Voltage
VCC = 5.0V; Note 2
Hysteresis Voltage
VCC = 5.0V; Note 2
Logic High Output Voltage
IOH = 0mA, VCC = 5.0V; Note 2
Logic Low Output Voltage
IOL = 0mA, VCC = 5.0V; Note 2
SYNC Driver Output Resistance
VCC = 5.0V; SYNC Inputs at GND or 3.0V
Input Current
VIDEO Inputs
SYNC_IN1, SYNC_IN2 Inputs
VCC = 5.0V; VIN = VCC or GND
VCC = 5.0V; VIN = VCC or GND
Level Shifting N-MOSFET "OFF" State
Leakage Current
(V - V ) 0.4V; V = V CC_DDC
DDC_IN
DDC_OUT
CC_DDC
(V - V ) 0.4V; V = V CC_DDC
DDC_OUT
DDC_IN
CC_DDC
Current conducted from input pins when Vcc VCC < V Note INPUT_PIN ; 5
is powered down.
Voltage Drop Across Level-shifting
N-MOSFET when "ON"
VCC_DDC = 2.5V; VS = GND; IDS = 3mA;
VIDEO Input Capacitance
VCC = 5.0V; VIN = 2.5V; f = 1MHz
VCC = 2.5V; VIN = 1.25V; f = 1MHz
SYNC Driver L => H Propagation Delay
CL = 50pF; VCC = 5.0V; Input tR and tF 5ns
tPHL
SYNC Driver H => L Propagation Delay
CL = 50pF; VCC = 5.0V; Input tR and tF 5ns
MIN TYP MAX UNITS
10 µA
1 mA
2.0 mA
1.0 V
2.0
V
0.5 V
400
mV
4.0
V
0.15 V
7 15 24 Ω
±10 µA
±10 µA
10 µA
10 µA
10
µA
0.18 V
3 pF
3.5 pF
12 ns
12 ns
tR, tF
SYNC Driver Output Rise & Fall Times
CL = 50pF; VCC = 5.0V; Input tR and tF 5ns
3
ns
VESD1
VESD
ESD Withstand Voltage, Sync_out pins only VCC = 5V; Notes 3 and 4
ESD Withstand Voltage
VCC = 5V; Notes 3 and 5
±2
kV
±8
kV
Note 1: All parameters specified over standard operating conditions unless otherwise noted.
Note 2: These parameters apply only to the SYNC drivers. Note that ROUT = RT + R . BUFFER
Note 3: Per the IEC-61000-4-2 International ESD Standard, Level 4 contact discharge method. BYP and VCC must be bypassed to
GND via a low impedance ground plane with a 0.22µF, low inductance, chip ceramic capacitor at each supply pin. ESD
pulse is applied between the applicable pins and GND. ESD pulses can be positive or negative with respect to GND.
Applicable pins are: VIDEO_1, VIDEO_2, VIDEO_3, SYNC_IN1, SYNC_IN2, DDC_IN1 and DDC_IN2. All pins are ESD
protected to the industry standard ±2kV Human Body Model (MIL-STD-883, Method 3015).
Note 4: This specification applies to the SYNC_OUT pins only.
Note 5: Applicable pins are: VIDEO_1, VIDEO_2, VIDEO_3, SYNC_IN1, SYNC_IN2, DDC_IN1 and DDC_IN2.
Rev.2 | Page 5 of 9 | www.onsemi.com