 English |
|
|
|
|
|
|
|
| CAT5172_13 Datasheet, PDF (4/10 Pages) ON Semiconductor – 256‐position SPI Compatible Digital Potentiometer (POT) | |||
| |||
| ◁ |
CAT5172
Table 4. ELECTRICAL CHARACTERISTICS: 50 kW and 100 kW Versions (continued)
VDD = 5 V ï±10%, or 3 V ï±10%; VA = VDD; VB = 0 V; â40ï°C < TA < +85ï°C; unless otherwise noted.
Parameter
Test Conditions
Symbol
Min
Typ
(Note 3) Max Unit
DYNAMIC CHARACTERISTICS (Notes 8 and 10)
Bandwidth â3 dB
RAB = 50 kW / 100 kW, Code = 0x80
BW
100/40
kHz
Total Harmonic Distortion
VA =1 V rms, VB = 0 V,
f = 1 kHz, RAB = 10 kW
THDW
0.05
%
VW Settling Time (50 kW/100 kW)
VA = 5 V, VB = 0 V, ï±1 LSB error band
tS
2
ms
3. Typical specifications represent average readings at +25ï°C and VDD = 5 V.
4. Resistor position nonlinearity error RâINL is the deviation from an ideal value measured between the maximum resistance and the
minimum resistance wiper positions. RâDNL measures the relative step change from ideal between successive tap positions. Parts are
guaranteed monotonic.
5. VAB = VDD, Wiper (VW) = no connect.
6. INL and DNL are measured at VW with the digital POT configured as a potentiometer divider similar to a voltage output D/A converter.
VA = VDD and VB = 0 V. DNL specification limits of ï±1 LSB maximum are guaranteed monotonic operating conditions.
7. Resistor terminals A, B, W have no limitations on polarity with respect to each other.
8. Guaranteed by design and not subject to production test.
9. PDISS is calculated from (IDD x VDD). CMOS logic level inputs result in minimum power dissipation.
10. All dynamic characteristics use VDD = 5 V.
Table 5. TIMING CHARACTERISTICS: 50 kW and 100 kW Versions
VDD = 5 V ï± 10%, or 3 V ï± 10%; VA = VDD; VB = 0 V; â40ï°C < TA < +85ï°C; unless otherwise noted.
Parameter
Test Conditions
Typ
Symbol Min (Note 11) Max Unit
SPI INTERFACE TIMING CHARACTERISTICS (Notes 12 and 13) (Specifications Apply to All Parts)
Clock Frequency
fCLK
25 MHz
Input Clock Pulse width
Clock level high or low
tCH, tCL
20
ns
Data Setup Time
tDS
5
ns
Data Hold Time
tDH
5
ns
CS Setup Time
TCSS
15
ns
CS High Pulse Width
TCSW
40
ns
CLK Fall to CS Fall Hold Time
TCSH0
0
ns
CLK Fall to CS Rise Hold Time
TCSH1
0
ns
CS Rise to Clock Rise Setup
TCS1
10
ns
11. Typical specifications represent average readings at +25ï°C and VDD = 5 V.
12. Guaranteed by design and not subject to production test.
13. See timing diagram for location of measured values. All input control voltages are specified with tR = tF = 2 ns (10% to 90% of 3 V) and timed
from a voltage level of 1.5 V.
http://onsemi.com
4
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese