CAT25256LI-G Datasheet, PDF (4/20 Pages) ON Semiconductor – 256-Kb SPI Serial CMOS EEPROM

CAT25256
Table 6. A.C. CHARACTERISTICS − MATURE PRODUCT
(T_A = −40°C to +85°C (Industrial) and T_A = −40°C to +125°C (Extended).) (Notes 6, 9)
V_CC = 1.8 V − 5.5 V / −405C to +855C
V_CC = 2.5 V − 5.5 V / −405C to +1255C
V_CC = 2.5 V − 5.5 V
−405C to +855C
Symbol
Parameter
Min
Max
Min
Max
Units
f_SCK
t_SU
Clock Frequency
Data Setup Time
DC
5
DC
10
MHz
40
20
ns
t_H
Data Hold Time
40
t_WH
SCK High Time
75
t_WL
SCK Low Time
75
t_LZ
HOLD to Output Low Z
t_RI (Note 7)
Input Rise Time
t_FI (Note 7)
Input Fall Time
t_HD
HOLD Setup Time
0
t_CD
HOLD Hold Time
10
t_V
Output Valid from Clock Low
t_HO
Output Hold Time
0
t_DIS
Output Disable Time
t_HZ
HOLD to Output High Z
t_CS
CS High Time
140
20
ns
40
ns
40
ns
50
25
ns
2
2
ms
2
2
ms
0
ns
10
ns
75
40
ns
0
ns
50
20
ns
100
25
ns
70
ns
t_CSS
CS Setup Time
30
15
t_CSH
CS Hold Time
30
15
t_CNS
CS Inactive Setup Time
20
15
t_CNH
CS Inactive Hold Time
20
15
t_WPS
WP Setup Time
10
10
t_WPH
WP Hold Time
100
60
t_WC (Note 8)
Write Cycle Time
5
6. AC Test Conditions:
Input Pulse Voltages: 0.3 V_CC to 0.7 V_CC
Input rise and fall times: ≤ 10 ns
Input and output reference voltages: 0.5 V_CC
Output load: current source I_{OL max}/I_{OH max}; C_L = 50 pF
7. This parameter is tested initially and after a design or process change that affects the parameter.
ns
ns
ns
ns
ns
ns
5
ms
8. t_WC is the time from the rising edge of CS after a valid write sequence to the end of the internal write cycle.
9. All Chip Select (CS) timing parameters are defined relative to the positive clock edge (Figure 2). t_CSH timing specification is valid
for die revision C and higher. The die revision C is identified by letter “C” or a dedicated marking code on top of the package. For
previous product revision (Rev. B) the t_CSH is defined relative to the negative clock edge.
Table 7. POWER−UP TIMING (Notes 7, 10)
Symbol
Parameter
Max
t_PUR
Power−up to Read Operation
1
t_PUW
Power−up to Write Operation
1
10. t_PUR and t_PUW are the delays required from the time V_CC is stable until the specified operation can be initiated.
Units
ms
ms
http://onsemi.com
4