English
Language : 

CAT6219-ADJTDGT3 Datasheet, PDF (3/11 Pages) ON Semiconductor – 500 mA CMOS LDO Regulator
CAT6219
Table 4. ELECTRICAL OPERATING CHARACTERISTICS (Note 3)
(VIN = VOUT + 1.0 V, VEN = High, IOUT = 100 mA, CIN = 1 mF, COUT = 2.2 mF, ambient temperature of 25°C (over recommended operating
conditions unless specified otherwise). Bold numbers apply for the entire junction temperature range.)
Symbol
Parameter
Conditions
Min Typ Max
Unit
VOUT−ACC Output Voltage Accuracy
Initial accuracy for VOUT ≥ 2.0 V
(Note 6)
−1.0
−2.0
+1.0
%
+2.0
TCOUT
VR−LINE
Output Voltage Temp. Coefficient
Line Regulation
VIN = VOUT + 1.0 V to 5.5 V
40
−0.2 ±0.1 +0.2
−0.4
+0.4
ppm/°C
%/V
VR−LOAD Load Regulation
IOUT = 100 mA to 500 mA
1
1.5
%
2
VDROP Dropout Voltage (Note 4)
IOUT = 500 mA
300 400
mV
500
IGND
Ground Current
IOUT = 0 mA
55
75
mA
90
IGND−SD Shutdown Ground Current
IOUT = 500 mA
VEN < 0.4 V
85
1
mA
2
PSRR Power Supply Rejection Ratio
ISC
Output short circuit current limit
TON
Turn−On Time
eN
Output Noise Voltage (Note 5)
ROUT−SH Shutdown Switch Resistance
REN
Enable pull−down resistor
VUVLO Under voltage lockout threshold
ESR
COUT equivalent series resistance
VADJ
Adjustable input voltage
ENABLE INPUT
f = 1 kHz, CBYP = 10 nF
f = 20 kHz, CBYP = 10 nF
VOUT = 0 V
CBYP = 10 nF
BW = 10 Hz to 100 kHz
IOUT = 100 mA
64
54
200
150
45
250
2.5
2.15
5
500
1.2 1.24 1.27
dB
mA
ms
mVrms
W
MW
V
mW
V
VHI
Logic High Level
VIN = 2.3 to 5.5 V
1.8
V
VIN = 2.3 to 5.5 V, 0°C to +125°C
1.6
junction temperature
VLO
Logic Low Level
IEN
Enable Input Current
THERMAL PROTECTION
VIN = 2.3 to 5.5 V
VEN = 0.4 V
VEN = VIN
0.4
V
0.15
1
mA
1.5
4
TSD
Thermal Shutdown
160
°C
THYS
Thermal Hysteresis
10
°C
3. Specification for 2.80 V output version unless specified otherwise.
4. Dropout voltage is defined as the input−to−output differential at which the output voltage drops 2% below its nominal value. During test, the
input voltage stays always above the minimum 2.3 V.
5. Specification for 1.8 V output version.
6. For VOUT < 2.0 V, the initial accuracy is ±2% and across temperature ±3%.
http://onsemi.com
3