English
Language : 

NCP1607BOOSTGEVB Datasheet, PDF (17/23 Pages) ON Semiconductor – Cost Effective Power Factor Controller
NCP1607
STATIC OVERVOLTAGE PROTECTION
If the OVP condition lasts for a long time, it may happen
that the error amplifier output reaches its minimum level
(i.e. Control = VEAL). It would then not be able to sink any
current and maintain the OVP fault. Therefore, to avoid any
discontinuity in the OVP disabling effect, the circuit
incorporates a comparator which detects when the lower
level of the error amplifier is reached. This event, called
“static OVP”, disables the output drives. Once the OVP
event is over, and the output voltage has dropped to normal,
then Control rises above the lower limit and the driver is
re−enabled (Figure 35).
VOUT
VEAH
VEAL
IOVPH
IOVPL
DRV
VCONTROL
ICONTROL
Dynamic OVP
Static OVP
Figure 35. OVP Timing Diagram
NCP1607 Undervoltage Protection (UVP)
When the PFC stage is plugged in, the output voltage is
forced to roughly equate the peak line voltage. The
NCP1607 detects an undervoltage fault when this output
voltage is unusually low, such that the feedback voltage is
below VUVP (300 mV typical). In an UVP fault, the drive
output and error amplifier (EA) are disabled. The latter is
done so that the EA does not source a current which would
increase the FB voltage and prevent the UVP event from
being accurately detected. The UVP feature helps to
protect the application if something is wrong with the
power path to the bulk capacitor (i.e. the capacitor cannot
charge up) or if the controller cannot sense the bulk voltage
(i.e. the feedback loop is open).
Furthermore, the NCP1607 incorporates a novel startup
sequence which ensures that undervoltage conditions are
always detected at startup. It accomplishes this by waiting
approximately 180 ms after VCC reaches VCC(on) before
enabling the error amplifier (Figure 36). During this wait
time, it looks to see if the feedback (FB) voltage is greater
than the UVP threshold. If not, then the controller enters a
UVP fault and leaves the error amplifier disabled.
However, if the FB pin voltage increases and exceeds the
UVP level, then the controller will start the application up
normally.
VCC(on)
VCC(off)
VCC
VOUT
VOUT
FB
2.5 V
VUVP
VEAH Control
VEAL
UVP Fault is “Removed”
UVP
UVP Wait
UVP Wait
Figure 36. The NCP1607’s Startup Sequence with
and without a UVP Fault
The voltage on the output which exits a UVP fault is
given by:
VOUT(UVP)
+
ROUT1 )
REQ
REQ
@
VUVP
(eq. 15)
If ROUT1 = 4 MW and REQ = 25.16 kW, then the VOUT
UVP threshold is 48 V. This corresponds to an input voltage
of approximately 34 Vac.
Open Feedback Loop Protection
The NCP1607 features comprehensive protection
against open feedback loop conditions by including OVP,
UVP, and Floating Pin Protection (FPP). Figure 37
illustrates three conditions in which the feedback loop is
open. The corresponding number below describes each
condition shown in Figure 37.
1. UVP Protection: The connection from resistor
ROUT1 to the FB pin is open. ROUT2 pulls down
the FB pin to ground. The UVP comparator
detects a UVP fault and the drive is disabled.
2. OVP Protection: The connection from resistor
ROUT2 to the FB pin is open. ROUT1 pulls up the
FB pin to the output voltage. The ESD diode
clamps the FB voltage to 10 V and ROUT1 limits
the current into the FB pin. The VEAL clamp
detects a static OVP fault and the drive is
disabled.
3. FPP Protection: The FB pin is floating. The
internal pulldown resistor RFB pulls down the FB
voltage below the UVP threshold. The UVP
comparator detects a UVP fault and the drive is
disabled.
www.onsemi.com
17