NP-SAMC Datasheet, PDF (1/7 Pages) ON Semiconductor – 50A, Ultra Low Capacitance TSPD

NP-SAMC Series
Product Preview
50A, Ultra Low Capacitance
TSPD
The NP−SAMC series of Low Capacitance Thyristor Surge
Protection Devices (TSPD) protect sensitive electronic equipment
from transient overvoltage conditions. Due to their ultra low off−state
capacitance (C_o), they offer minimal signal distortion for high speed
equipment such as DSL and T1/E1 circuits. The low nominal offstate
capacitance translates into the extremely low differential capacitance
offering superb linearity with applied voltage or frequency.
The NP−SAMC Series helps designers to comply with the various
regulatory standards and recommendations including:
GR−1089−CORE, IEC 61000−4−5, ITU K.20/K.21/K.45, IEC 60950,
TIA−968−A, FCC Part 68, EN 60950, UL 1950.
Features
• Ultra Low − Micro Capacitance
• Low Leakage (Transparent)
• High Surge Current Capabilities
• Precise Turn on Voltages
• Low Voltage Overshoot
• These are Pb−Free Devices
Typical Applications
• xDSL Central Office and Customer Premise
• T1/E1
• Other Broadband High Speed Data Transmission Equipment
ELECTRICAL CHARACTERISTICS
Device
V_DRM
V
V_(BO)
V
C_O, 2 V,
1 MHz
pF (Max)
C_O, 50 V,
1 MHz
pF (Max)
NP0640SAMCT3G
"58 "77
18
8
NP0720SAMCT3G
"65 "88
18
8
NP0900SAMCT3G
"75 "98
18
8
NP1100SAMCT3G
"90 "130
18
8
NP1300SAMCT3G
"120 "160
18
8
NP1500SAMCT3G
"140 "180
18
8
NP1800SAMCT3G
"170 "220
18
8
NP2100SAMCT3G
"180 "240
18
8
NP2300SAMCT3G
"190 "260
18
8
NP2600SAMCT3G
"220 "300
18
8
NP3100SAMCT3G
"275 "350
18
8
NP3500SAMCT3G
"320 "400
18
8
G in part number indicates RoHS compliance
Other protection voltages are available upon request
Symmetrical Protection − Values the same in both negative and positive
excursions
(See V−I Curve on page 3)
This document contains information on a product under development. ON Semiconductor
reserves the right to change or discontinue this product without notice.
http://onsemi.com
ULTRA LOW CAPACITANCE
BIDIRECTIONAL SURFACE
MOUNT THYRISTOR
50A, 10x1000ms SURGE
T
R
SMB
JEDEC DO−214AA
CASE 403C
MARKING DIAGRAM
AYWW
xxxAMG
G
A
= Assembly Location
Y
= Year
WW = Work Week
xxx = Specific Device Code
(NPxxx0SAMC)
G
= Pb−Free Package
(Note: Microdot may be in either location)
ORDERING INFORMATION
Device
Package
Shipping^†
NPxxx0SAMCT3G
SMB
(Pb−Free)
2500 Tape &
Reel
†For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specifications
Brochure, BRD8011/D.
© Semiconductor Components Industries, LLC, 2009
1
May, 2009 − Rev. P2
Publication Order Number:
NP0640SA/D